Received: by 2002:a25:86ce:0:0:0:0:0 with SMTP id y14csp2174208ybm; Thu, 23 May 2019 12:34:35 -0700 (PDT) X-Google-Smtp-Source: APXvYqy0jYQvewWHNqnqt8wrG0h95tuEzYLxqVrohooalGD+oAK4DzMYSqjp3QwDMKakEGXomETS X-Received: by 2002:a62:1885:: with SMTP id 127mr48009734pfy.48.1558640074987; Thu, 23 May 2019 12:34:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558640074; cv=none; d=google.com; s=arc-20160816; b=H/+n4YszM5G0Xrl+C7cunaDLGfdbQixpAQSkb5D5TGfQ5RYxmSBCXc+tReVu54UCbL XY3eiJKYGo9AHacRfX2ZYKB6rQ0HG9Yw1qVCmwT/xG3JYZQ6Qy1xzY/Jv/6J3VZ7w822 VLhBtO0iZMALMT8STfJaRXXiFMrbuX/aitSbVdx1SLdoRT3FnJNzEa+b4/lWcAUJykNv XHutMDSSHt25cXTjQ6DchJW5xZwcgYUmnlUAzvi8zEVcHI/1kJ8nLuCTJWztxKvjgiB/ 2MOYtZ5+r808qMs0qLVlIWwM3qrR0XiT8d5ZVhsEg66TLLDuVCLV1Kb7udm69kPgLcQs vHaQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=CbFQz6nYH3r4uuhTC8RnOeoHAyzfr9G83zSLdA45kOc=; b=jexksLNpp0hu0TfognebWNM7Z4e9izVwcc0B80u6hUFyzexi2NJEEUkKTwsmADt0n1 5Qf4KqENf8WVXRLHUWBMsHFsYhDWNaxylyuEdqIEtrhBck9W0qZmEn6AvxLMSH1RIh9I 3WA98AU7I2sOhrLfNLLDVlmQN7Cc7AV/10JHEkxHYYLSTu30Baq3bIbNWYczXiAuNOyT RCOV8VRcQIENBuKmZhDhyBcu+dV2S5TEid5efkllYFXscmJJYjR9Z5Rky+vQTkHNqwDB M9iMgKX5gdPQPwc5UwVCPV3LAHh45+Yo9EyCij6f6i69NE3lG19+QZgyrF3KeQeP06Rv Zziw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=k6AZjSvG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 189si289760pff.281.2019.05.23.12.34.19; Thu, 23 May 2019 12:34:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=k6AZjSvG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2392054AbfEWTaH (ORCPT + 99 others); Thu, 23 May 2019 15:30:07 -0400 Received: from mail.kernel.org ([198.145.29.99]:43366 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2391787AbfEWTaE (ORCPT ); Thu, 23 May 2019 15:30:04 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id BB2A8206BA; Thu, 23 May 2019 19:30:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1558639804; bh=PBtTUBAOYf3seKE7fedPr1UQ96MftwcjzEdHhxafmvk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=k6AZjSvGELd0cPox94KdfsyDHHd7FF4zWvV+pH1ccJj8FkACXXkzUGIeDAJ55CTu7 jRRRjNtG01Q9d7NWMSbXNNXGArFABC3dLm1j8C7Wk8fmTNlLTihN2Yl4AKuFQi77/A EGOLSb/Ou9jSPT6ngy6U6QPb7pZyvP5TeKl4Gqpo= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Florian Fainelli , Paul Burton , linux-mips@linux-mips.org, Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Ralf Baechle , James Hogan , linux-mips@vger.kernel.org Subject: [PATCH 5.1 082/122] MIPS: perf: Fix build with CONFIG_CPU_BMIPS5000 enabled Date: Thu, 23 May 2019 21:06:44 +0200 Message-Id: <20190523181715.727675622@linuxfoundation.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190523181705.091418060@linuxfoundation.org> References: <20190523181705.091418060@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Florian Fainelli commit 1b1f01b653b408ebe58fec78c566d1075d285c64 upstream. arch/mips/kernel/perf_event_mipsxx.c: In function 'mipsxx_pmu_enable_event': arch/mips/kernel/perf_event_mipsxx.c:326:21: error: unused variable 'event' [-Werror=unused-variable] struct perf_event *event = container_of(evt, struct perf_event, hw); ^~~~~ Fix this by making use of IS_ENABLED() to simplify the code and avoid unnecessary ifdefery. Fixes: 84002c88599d ("MIPS: perf: Fix perf with MT counting other threads") Signed-off-by: Florian Fainelli Signed-off-by: Paul Burton Cc: linux-mips@linux-mips.org Cc: Peter Zijlstra Cc: Ingo Molnar Cc: Arnaldo Carvalho de Melo Cc: Alexander Shishkin Cc: Jiri Olsa Cc: Namhyung Kim Cc: Ralf Baechle Cc: James Hogan Cc: linux-kernel@vger.kernel.org Cc: linux-mips@vger.kernel.org Cc: stable@vger.kernel.org # v4.18+ Signed-off-by: Greg Kroah-Hartman --- arch/mips/kernel/perf_event_mipsxx.c | 21 +++------------------ 1 file changed, 3 insertions(+), 18 deletions(-) --- a/arch/mips/kernel/perf_event_mipsxx.c +++ b/arch/mips/kernel/perf_event_mipsxx.c @@ -64,17 +64,11 @@ struct mips_perf_event { #define CNTR_EVEN 0x55555555 #define CNTR_ODD 0xaaaaaaaa #define CNTR_ALL 0xffffffff -#ifdef CONFIG_MIPS_MT_SMP enum { T = 0, V = 1, P = 2, } range; -#else - #define T - #define V - #define P -#endif }; static struct mips_perf_event raw_event; @@ -325,9 +319,7 @@ static void mipsxx_pmu_enable_event(stru { struct perf_event *event = container_of(evt, struct perf_event, hw); struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events); -#ifdef CONFIG_MIPS_MT_SMP unsigned int range = evt->event_base >> 24; -#endif /* CONFIG_MIPS_MT_SMP */ WARN_ON(idx < 0 || idx >= mipspmu.num_counters); @@ -336,21 +328,15 @@ static void mipsxx_pmu_enable_event(stru /* Make sure interrupt enabled. */ MIPS_PERFCTRL_IE; -#ifdef CONFIG_CPU_BMIPS5000 - { + if (IS_ENABLED(CONFIG_CPU_BMIPS5000)) { /* enable the counter for the calling thread */ cpuc->saved_ctrl[idx] |= (1 << (12 + vpe_id())) | BRCM_PERFCTRL_TC; - } -#else -#ifdef CONFIG_MIPS_MT_SMP - if (range > V) { + } else if (IS_ENABLED(CONFIG_MIPS_MT_SMP) && range > V) { /* The counter is processor wide. Set it up to count all TCs. */ pr_debug("Enabling perf counter for all TCs\n"); cpuc->saved_ctrl[idx] |= M_TC_EN_ALL; - } else -#endif /* CONFIG_MIPS_MT_SMP */ - { + } else { unsigned int cpu, ctrl; /* @@ -365,7 +351,6 @@ static void mipsxx_pmu_enable_event(stru cpuc->saved_ctrl[idx] |= ctrl; pr_debug("Enabling perf counter for CPU%d\n", cpu); } -#endif /* CONFIG_CPU_BMIPS5000 */ /* * We do not actually let the counter run. Leave it until start(). */