Received: by 2002:a25:86ce:0:0:0:0:0 with SMTP id y14csp2423538ybm; Thu, 23 May 2019 17:09:40 -0700 (PDT) X-Google-Smtp-Source: APXvYqybz6RVZ2lbuZc3BqUr9IpL397FaMyinurR5pRfTjLSiTrG3KQjOeip8DRKNvsPVOg5WPUy X-Received: by 2002:a62:8c97:: with SMTP id m145mr8034867pfd.62.1558656580801; Thu, 23 May 2019 17:09:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558656580; cv=none; d=google.com; s=arc-20160816; b=zwfJQ092km6f4G9b6N0rZySAFH4kfFVEjZcsH8MfUW3emzta66wF90Mf0nZvn0AvUR wdBUr5S3Y9gw5C59JRC75AumMy1xBiXn63b6Gk1N0J/4QlrVaz2kr/xvwbosYuTwC1AQ mg7mtn8sZS192MRLsPC+79engY29BMy5E2CxMWkPvdzucbYn5RK4bBNPMhy00hauJZMo I700m2gtAqFmpR+B3i0FlfziJxSILXEkVKIG60r5XKrNewmkbi14zAKZu6emZBlBkNrR SmzXhB08SXKn7bPHvV0vaz5YkprHbWRb+dAFmPPZnJRFfAAfa9gK1rGpz1lDGPxMjfFO HNIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr:dkim-signature; bh=xNiJfn84sMO5v9/0m7+nrtmbzfp5Igfv4vQbgNnbcjQ=; b=GrIghlz0w2sPQMsb0wBpvu3RkfknLLvmImZ0CZs+54eQ8umW6Q75R+YSXtiPxtL5LO HYJlyG1KQCUA9sqZlGeSNRbPQHh38zWuFOTOc6r6PukCrDc0vVfGYg9ZcsLKgTIMWe6R cc3n3biXDP1S9Ad8wllKMwNrtxpiv/83xep3UpUc7yL/fs7kxwfVZyi0rmwQuJmNUZ1I ndNqAINadCbxyl8nqdifC/R/0EOP2wntYhH+IN2Z6QprgiTs6WtFfIi4hS0cYpt4v4Nw QiZr5pVU9ZNQ29+V1COlri5byTTeAqPstDiK4XjTj056wIxfrq6lrPxlUSSL4RyijZYa R4xw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=AtSj73YV; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=wdc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w207si1631403pff.69.2019.05.23.17.09.20; Thu, 23 May 2019 17:09:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=AtSj73YV; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=wdc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388730AbfEXAHb (ORCPT + 99 others); Thu, 23 May 2019 20:07:31 -0400 Received: from esa4.hgst.iphmx.com ([216.71.154.42]:37268 "EHLO esa4.hgst.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388681AbfEXAH2 (ORCPT ); Thu, 23 May 2019 20:07:28 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1558656448; x=1590192448; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=29osV+2RDGf1LHK2n5eg5QB1HBqM11BN+lKruv8f5mA=; b=AtSj73YVWkLihbC08N5oqnYIE1geZLNgeHla9D/HPAx2P0hkLH4zDXVM WtRb3BD24g7QsuswnThNs0hFJDYDZc+SsW529pET45Rf8DdrZ5G0YXriC Gnv1DOR5clr/g6b7opXqNlUuxXtyw28mgGO6zFvtIJX4LcpmWe9uENnCE O4UYFiEDAN/GMcqOg365Q+hGVxx6wK0baNkAiUaoUQSKYtD5yFXoL48q/ V7XF2jLHm6EHOjmE0qIcH40FHxRIInjk1LO4FcVNpdqMukiGJNNGHljXF FMP/fyO9/Hfdy8ClslVtmUS1TsxahBYUlhAfV7qeT5f1F7H5Nn/e82yL4 A==; X-IronPort-AV: E=Sophos;i="5.60,505,1549900800"; d="scan'208";a="108976457" Received: from h199-255-45-15.hgst.com (HELO uls-op-cesaep02.wdc.com) ([199.255.45.15]) by ob1.hgst.iphmx.com with ESMTP; 24 May 2019 08:07:27 +0800 IronPort-SDR: 0MBqP4HVsddNg4VRh93Y4uFWlIJWsoDbLklWrag6dFq2rZzUI2h2MMkxEi8e2fYdeVDhmO3C+C Ta5EKSjwnMP4JoY0siLmRzXXj9D15OnbJadcZSDnMGYPFfw4vmajo9dHt7F9B7HmCcLvPM79Mu WU7aU09j9DdrEYVixK8e7S0NKKaYwHWOmpRaCa653kF5iX231hz0UrnB+du75nVlyView292O+ BJnHGrw46WK7w91YhQQzSybiU/mtFl1mu2U4CCrA3rLa4dFEpWWTF9lMemLwWy5tHHP6hgau1W uF7DCXG6m7iAGSjnrkmifF2q Received: from uls-op-cesaip02.wdc.com ([10.248.3.37]) by uls-op-cesaep02.wdc.com with ESMTP; 23 May 2019 16:45:08 -0700 IronPort-SDR: sGoOb3SBVWPqEzlp/cOI6PnfGoxO910h/k2WIqdFLLXGR1nEjMv7fYSdJlzcFZaB62zMWdrEjp uuTGxWBeZenLjzUULhUvHjJRarDaTOWMmZvzl/ubUGSC529i0SWX9+N9QJ/lTPUtiYDxx4jjgG bek3lD1BYfx0/JJf6W4Sj26O6J6t89yQqzKL5rVIeMoPB+VyiVhpOv0jmx4Hq6fiXJ3BdU2nx9 V4uR1gKcnQFRMQ/H21wysK+IZywP0NIQOW+c7ZotTeAlKxyscMs2txd/S1KiBkbv8uEiRujE8O dvs= Received: from jedi-01.sdcorp.global.sandisk.com (HELO jedi-01.int.fusionio.com) ([10.11.143.218]) by uls-op-cesaip02.wdc.com with ESMTP; 23 May 2019 17:07:26 -0700 From: Atish Patra To: linux-kernel@vger.kernel.org Cc: Atish Patra , Sudeep Holla , Rob Herring , Albert Ou , Andreas Schwab , Anup Patel , Catalin Marinas , devicetree@vger.kernel.org, Greg Kroah-Hartman , Ingo Molnar , Jeremy Linton , linux-riscv@lists.infradead.org, Mark Rutland , Morten Rasmussen , Otto Sabart , Palmer Dabbelt , Paul Walmsley , "Peter Zijlstra (Intel)" , "Rafael J. Wysocki" , Rob Herring , Thomas Gleixner , Will Deacon , linux-arm-kernel@lists.infradead.org Subject: [RFT PATCH v5 2/5] dt-binding: cpu-topology: Move cpu-map to a common binding. Date: Thu, 23 May 2019 17:06:49 -0700 Message-Id: <20190524000653.13005-3-atish.patra@wdc.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190524000653.13005-1-atish.patra@wdc.com> References: <20190524000653.13005-1-atish.patra@wdc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org cpu-map binding can be used to described cpu topology for both RISC-V & ARM. It makes more sense to move the binding to document to a common place. The relevant discussion can be found here. https://lkml.org/lkml/2018/11/6/19 Signed-off-by: Atish Patra Reviewed-by: Sudeep Holla Reviewed-by: Rob Herring --- .../topology.txt => cpu/cpu-topology.txt} | 82 +++++++++++++++---- 1 file changed, 66 insertions(+), 16 deletions(-) rename Documentation/devicetree/bindings/{arm/topology.txt => cpu/cpu-topology.txt} (86%) diff --git a/Documentation/devicetree/bindings/arm/topology.txt b/Documentation/devicetree/bindings/cpu/cpu-topology.txt similarity index 86% rename from Documentation/devicetree/bindings/arm/topology.txt rename to Documentation/devicetree/bindings/cpu/cpu-topology.txt index 3b8febb46dad..069addccab14 100644 --- a/Documentation/devicetree/bindings/arm/topology.txt +++ b/Documentation/devicetree/bindings/cpu/cpu-topology.txt @@ -1,12 +1,12 @@ =========================================== -ARM topology binding description +CPU topology binding description =========================================== =========================================== 1 - Introduction =========================================== -In an ARM system, the hierarchy of CPUs is defined through three entities that +In a SMP system, the hierarchy of CPUs is defined through three entities that are used to describe the layout of physical CPUs in the system: - socket @@ -14,9 +14,6 @@ are used to describe the layout of physical CPUs in the system: - core - thread -The cpu nodes (bindings defined in [1]) represent the devices that -correspond to physical CPUs and are to be mapped to the hierarchy levels. - The bottom hierarchy level sits at core or thread level depending on whether symmetric multi-threading (SMT) is supported or not. @@ -25,33 +22,31 @@ threads existing in the system and map to the hierarchy level "thread" above. In systems where SMT is not supported "cpu" nodes represent all cores present in the system and map to the hierarchy level "core" above. -ARM topology bindings allow one to associate cpu nodes with hierarchical groups +CPU topology bindings allow one to associate cpu nodes with hierarchical groups corresponding to the system hierarchy; syntactically they are defined as device tree nodes. -The remainder of this document provides the topology bindings for ARM, based -on the Devicetree Specification, available from: +Currently, only ARM/RISC-V intend to use this cpu topology binding but it may be +used for any other architecture as well. -https://www.devicetree.org/specifications/ +The cpu nodes, as per bindings defined in [4], represent the devices that +correspond to physical CPUs and are to be mapped to the hierarchy levels. -If not stated otherwise, whenever a reference to a cpu node phandle is made its -value must point to a cpu node compliant with the cpu node bindings as -documented in [1]. A topology description containing phandles to cpu nodes that are not compliant -with bindings standardized in [1] is therefore considered invalid. +with bindings standardized in [4] is therefore considered invalid. =========================================== 2 - cpu-map node =========================================== -The ARM CPU topology is defined within the cpu-map node, which is a direct +The ARM/RISC-V CPU topology is defined within the cpu-map node, which is a direct child of the cpus node and provides a container where the actual topology nodes are listed. - cpu-map node - Usage: Optional - On ARM SMP systems provide CPUs topology to the OS. - ARM uniprocessor systems do not require a topology + Usage: Optional - On SMP systems provide CPUs topology to the OS. + Uniprocessor systems do not require a topology description and therefore should not define a cpu-map node. @@ -494,8 +489,63 @@ cpus { }; }; +Example 3: HiFive Unleashed (RISC-V 64 bit, 4 core system) + +{ + #address-cells = <2>; + #size-cells = <2>; + compatible = "sifive,fu540g", "sifive,fu500"; + model = "sifive,hifive-unleashed-a00"; + + ... + cpus { + #address-cells = <1>; + #size-cells = <0>; + cpu-map { + cluster0 { + core0 { + cpu = <&CPU1>; + }; + core1 { + cpu = <&CPU2>; + }; + core2 { + cpu0 = <&CPU2>; + }; + core3 { + cpu0 = <&CPU3>; + }; + }; + }; + + CPU1: cpu@1 { + device_type = "cpu"; + compatible = "sifive,rocket0", "riscv"; + reg = <0x1>; + } + + CPU2: cpu@2 { + device_type = "cpu"; + compatible = "sifive,rocket0", "riscv"; + reg = <0x2>; + } + CPU3: cpu@3 { + device_type = "cpu"; + compatible = "sifive,rocket0", "riscv"; + reg = <0x3>; + } + CPU4: cpu@4 { + device_type = "cpu"; + compatible = "sifive,rocket0", "riscv"; + reg = <0x4>; + } + } +}; =============================================================================== [1] ARM Linux kernel documentation Documentation/devicetree/bindings/arm/cpus.yaml [2] Devicetree NUMA binding description Documentation/devicetree/bindings/numa.txt +[3] RISC-V Linux kernel documentation + Documentation/devicetree/bindings/riscv/cpus.txt +[4] https://www.devicetree.org/specifications/ -- 2.21.0