Received: by 2002:a25:86ce:0:0:0:0:0 with SMTP id y14csp2529828ybm; Thu, 23 May 2019 19:27:08 -0700 (PDT) X-Google-Smtp-Source: APXvYqwszGzsB8tHzzAkcaqKkObFvjGAzxOMXDydHL+YGe8bKf9UE3+AkDV53JelxkfaUrIToOP5 X-Received: by 2002:a63:1354:: with SMTP id 20mr100396717pgt.356.1558664828424; Thu, 23 May 2019 19:27:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558664828; cv=none; d=google.com; s=arc-20160816; b=cmEjB//UA1PJgkKBR0h7CtUIpRmAK2m1/7Bo1RHIfVJ4C59FH76s0t1C4iN9k/6hAN guxRfdsZi6k8FtTASkJ3u455dsf6MVhpg9iuj8Ya0CL+YreREBjlIuH51HHk9tq49zRP LF66+zCtOm7r3S6a9Ps76RxSCrFBx37Yb0QDlxYFAknpsp2gxlroqeu7u8YavWbyCDNt h98FWGR52SFs6ICo6DjzUF5E0PeNOjWEUQlOr0kRqmYsE9CfaEHiQNe0Oq10GIj6G1MT X4PDZms3MqH984M9ZfvZzZX+29UXNtMHfU8RLQqqCiOrPWgpIMbZVyD3V3EleA+CNBOh mAwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=e1DbnTPIJ1iejRn7jLSDK3DKtKxc2O4mzdLRsl8BYBo=; b=UBhKGXOQzL05+tXTl9W63ONV042sDen4bK057fdh7mWZSo3ddxw1b2K+SwDYyFR3Vo e61EKMvLSWoYfRT9Pp+W08Uj0p9TXD0eQLm6q5WMH8ewsl4IARBxr1qu0IqiebYWEhOI uCFhdPYFV01AOp/0cVmS5Ro4JTYCH5qaQ2LjJp7VYfjD74esTe4BiUMF3uqPZMlL7wLk y857fyI8mYuj9J4utpuE9fS8c2Zy2dF/GOU66k4J5/PJLP4rKuLbaSz3M+J4z72fmBol j6ZkjhK3tneHDaQtu/m1aCL8SXXm8wPWdWUHMXJi5DpzFtvg9ABWW+SEq4OhhPvUBb/y KdyA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Gk7n6wp3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m63si2009649pje.28.2019.05.23.19.26.48; Thu, 23 May 2019 19:27:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Gk7n6wp3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387731AbfEXCXh (ORCPT + 99 others); Thu, 23 May 2019 22:23:37 -0400 Received: from mail-pl1-f195.google.com ([209.85.214.195]:34292 "EHLO mail-pl1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727037AbfEXCXh (ORCPT ); Thu, 23 May 2019 22:23:37 -0400 Received: by mail-pl1-f195.google.com with SMTP id w7so3511497plz.1; Thu, 23 May 2019 19:23:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to :user-agent; bh=e1DbnTPIJ1iejRn7jLSDK3DKtKxc2O4mzdLRsl8BYBo=; b=Gk7n6wp3Y4UsB9vY3npw4yhb+kfnlc75G4i1dcH9U4uIvu4ZLHyPXmLaSUfMNBk3QH y5GL8if6wC5qAkh3cupGFrjaK2uSWXSmWLp6YkvRXInTH4BkCUEK66bouJ7RAkecmsh8 A3tJUCrGjUbSMOvtJ3TO7WeT2KyZxxoeuE/9kK9qDaJk4ccZnhqapQG6NFodrQNlFyYD AFj+q5wZbe3Xc8OLeOn2KYi6H8JnBESMEKQEodzXC1MLRb+xttucfUvZf+rEpFwssdNu jsBB7/xyzQHOT2i5+UbC6k6+KbPEcvC1SseoxCExrjtFS4UM9uuN+yMCyEOog52Cf8gh gDsw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to:user-agent; bh=e1DbnTPIJ1iejRn7jLSDK3DKtKxc2O4mzdLRsl8BYBo=; b=MXF+HI1nS/OrR+7UUlBfD78m6wLY1t1WJ16d0j6eKBL2SLDO7osvUf0UprsgtjtEUn xcM9hpJwdnwD02WAb3S880uJLY4QTr5ZdvKr1P2TI/bkyN2236GuEWP1/wL6a/xvUmvM To+sukSE0erNhP4sYoamEOJ3+uvfOIRDvT7Coc2W5dG5wx5CSfSjfokDMZE79dmSe1RZ 7arjk10o7JoWHn4ep1wkya4spr5fuHd3sFbraCrKDbkI2KKoomehWWs1P2CcAncjd8aa CjpK+F0ctPekQNixR1UUIHzq/bomE0tfqJIR2ZuUVZDX4KSktE4qyRpE+jvBvbCnqNEX +3qw== X-Gm-Message-State: APjAAAVKQknQY0JmupmA+XwlQ4MCjqAozW5ymRKNWluGgPnyo+mjY6/u plMMHdjdR30T7WWE0pLJhME= X-Received: by 2002:a17:902:4383:: with SMTP id j3mr103569105pld.320.1558664615922; Thu, 23 May 2019 19:23:35 -0700 (PDT) Received: from localhost.localdomain ([2601:644:8201:32e0:7256:81ff:febd:926d]) by smtp.gmail.com with ESMTPSA id a8sm818118pfk.14.2019.05.23.19.23.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 23 May 2019 19:23:35 -0700 (PDT) Date: Thu, 23 May 2019 19:23:33 -0700 From: Eduardo Valentin To: "elaine.zhang" Cc: Heiko Stuebner , Enric Balletbo Serra , Daniel Lezcano , Mark Rutland , "devicetree@vger.kernel.org" , huangtao@rock-chips.com, Linux PM list , xxx@rock-chips.com, xf@rock-chips.com, linux-kernel , "open list:ARM/Rockchip SoC..." , Rob Herring , Zhang Rui , Linux ARM , Doug Anderson , vicencb@gmail.com Subject: Re: [PATCH v3 1/3] thermal: rockchip: fix up the tsadc pinctrl setting error Message-ID: <20190524022331.GB1936@localhost.localdomain> References: <1556618986-18923-1-git-send-email-zhangqing@rock-chips.com> <785392a0-282a-1e51-a4d6-a6d5ca478949@linaro.org> <2174314.1vfUlvne1O@phil> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, May 23, 2019 at 09:34:37AM +0800, elaine.zhang wrote: > hi, Heiko & Enric: > > 在 2019/5/22 下午8:27, Heiko Stuebner 写道: > >Hi Enric, > > > >Am Montag, 20. Mai 2019, 15:38:32 CEST schrieb Enric Balletbo Serra: > >>Hi all, > >> > >>As pointed by [1] and [2] this commit, that now is upstream, breaks > >>veyron (rk3288) and kevin (rk3399) boards. The problem is especially > >>critical for veyron boards because they don't boot anymore. > >> > >>I didn't look deep at the problem but I have some concerns about this > >>patch, see below. > >> > >>[1] https://www.spinics.net/lists/linux-rockchip/msg24657.html > >>[2] https://www.spinics.net/lists/linux-rockchip/msg24735.html > >> > >>Missatge de Daniel Lezcano del dia dt., 30 > >>d’abr. 2019 a les 15:39: > >>>On 30/04/2019 12:09, Elaine Zhang wrote: > >>>>Explicitly use the pinctrl to set/unset the right mode > >>>>instead of relying on the pinctrl init mode. > >>>>And it requires setting the tshut polarity before select pinctrl. > >>>> > >>>>When the temperature sensor mode is set to 0, it will automatically > >>>>reset the board via the Clock-Reset-Unit (CRU) if the over temperature > >>>>threshold is reached. However, when the pinctrl initializes, it does a > >>>>transition to "otp_out" which may lead the SoC restart all the time. > >>>> > >>>>"otp_out" IO may be connected to the RESET circuit on the hardware. > >>>>If the IO is in the wrong state, it will trigger RESET. > >>>>(similar to the effect of pressing the RESET button) > >>>>which will cause the soc to restart all the time. > >>>> > >>>>Signed-off-by: Elaine Zhang > >>>Reviewed-by: Daniel Lezcano > >>> > >>> > >>> > >>>>--- > >>>> drivers/thermal/rockchip_thermal.c | 36 +++++++++++++++++++++++++++++++++--- > >>>> 1 file changed, 33 insertions(+), 3 deletions(-) > >>>> > >>>>diff --git a/drivers/thermal/rockchip_thermal.c b/drivers/thermal/rockchip_thermal.c > >>>>index 9c7643d62ed7..6dc7fc516abf 100644 > >>>>--- a/drivers/thermal/rockchip_thermal.c > >>>>+++ b/drivers/thermal/rockchip_thermal.c > >>>>@@ -172,6 +172,9 @@ struct rockchip_thermal_data { > >>>> int tshut_temp; > >>>> enum tshut_mode tshut_mode; > >>>> enum tshut_polarity tshut_polarity; > >>>>+ struct pinctrl *pinctrl; > >>>>+ struct pinctrl_state *gpio_state; > >>>>+ struct pinctrl_state *otp_state; > >>>> }; > >>>> > >>>> /** > >>>>@@ -1242,6 +1245,8 @@ static int rockchip_thermal_probe(struct platform_device *pdev) > >>>> return error; > >>>> } > >>>> > >>>>+ thermal->chip->control(thermal->regs, false); > >>>>+ > >>That's the line that causes the hang. Commenting this makes the veyron > >>boot again. Probably this needs to go after chip->initialize? > >It needs to go after the clk_enable calls. > >At this point the tsadc may still be unclocked. > > The clk is enable by default. > > > The reason for this modification: > > The otp Pin polarity setting for tsadc must be set when tsadc is turned off. > > The order: > > Close the tsadc->Set the otp pin polarity ->Set the pinctrl->initialize the > tsadc->Open the tsadc > > > As for the problem you mentioned, I guess: The default polarity of otp does > not match the default state, that is, the otp is triggered by default, and > then the reset circuit of the hardware takes effect and is restarted all the > time. > Modification: > 1. For this hardware, otp pin default state is modified. > 2. The mode of using CRU is rockchip,hw-tshut-mode = <0> in DTS; > /* tshut mode 0:CRU 1:GPIO */ > > Recommended use method 2. You can try it. > > > > >>>> error = clk_prepare_enable(thermal->clk); > >>>> if (error) { > >>>> dev_err(&pdev->dev, "failed to enable converter clock: %d\n", > >>>>@@ -1267,6 +1272,30 @@ static int rockchip_thermal_probe(struct platform_device *pdev) > >>>> thermal->chip->initialize(thermal->grf, thermal->regs, > >>>> thermal->tshut_polarity); > >>>> > >>>>+ if (thermal->tshut_mode == TSHUT_MODE_GPIO) { > >>>>+ thermal->pinctrl = devm_pinctrl_get(&pdev->dev); > >>>>+ if (IS_ERR(thermal->pinctrl)) { > >>>>+ dev_err(&pdev->dev, "failed to find thermal pinctrl\n"); > >>>>+ return PTR_ERR(thermal->pinctrl); > >>>>+ } > >>>>+ > >>>>+ thermal->gpio_state = pinctrl_lookup_state(thermal->pinctrl, > >>>>+ "gpio"); > >>Shouldn't this mode be documented properly in the binding first? > >More importantly, it should be _backwards-compatible_, aka work with > >old devicetrees without that property and not break thermal handling for > >them entirely. > If need  _backwards-compatible_,  It's can't return > PTR_ERR(thermal->pinctrl) when get > > devm_pinctrl_get failed. > > > > >>The binding [3] talks about init, default and sleep states but *not* > >>gpio and otpout. The patch series looks incomplete to me or not using > >>the proper names. > >> > >>[3] https://elixir.bootlin.com/linux/v5.2-rc1/source/Documentation/devicetree/bindings/thermal/rockchip-thermal.txt > >> > >>>>+ if (IS_ERR_OR_NULL(thermal->gpio_state)) { > >>>>+ dev_err(&pdev->dev, "failed to find thermal gpio state\n"); > >>>>+ return -EINVAL; > >>>>+ } > >>>>+ > >>>>+ thermal->otp_state = pinctrl_lookup_state(thermal->pinctrl, > >>>>+ "otpout"); > >>>>+ if (IS_ERR_OR_NULL(thermal->otp_state)) { > >>>>+ dev_err(&pdev->dev, "failed to find thermal otpout state\n"); > >>>>+ return -EINVAL; > >>>>+ } > >>>>+ > >>Same here otpout is not a documented. > >> > >>As this change is now in mainline and is causing veyron to hang I'd > >>suggest reverting this change for now. Even fixing the root cause > >>(maybe the one I pointed above) after this patch we will have the > >>thermal driver to fail because "gpio" and "otpout" states are not > >>defined nor documented (a change on this will need some reviews and > >>acks and time I guess). > >I definitly agree here. Handling + checking the binding change > >as well as needed fallback code is definitly not material for -rc-kernels > >so we should just revert for now and let Elaine fix the issues for 5.3. > > > >Anyone volunteering for sending a revert-patch to Eduardo? :-) > > I agree to revert the patch,and I will correct it and push it later. Great! Collecting the revert that was already sent I will send out to coming rc so we clear the breakage. > > Do I need to commit the revert the patch now?@Heiko > Yeah, you should see it in the next rc after I send this to Linus. Meanwhile, it would be good if you good send another version of your patch that does not break the other boards. > > > >Heiko > > > > > > > > > > > > > > > >