Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp802515ybi; Fri, 24 May 2019 11:40:27 -0700 (PDT) X-Google-Smtp-Source: APXvYqzVmKg1tS6ZmQN5WXL4Oz9++4GtMuDvzFpjnZ1wnT5rM787Vrh4zPxVlwgrR9j3WZSOXaDb X-Received: by 2002:a17:902:d24:: with SMTP id 33mr107919298plu.148.1558723227221; Fri, 24 May 2019 11:40:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558723227; cv=none; d=google.com; s=arc-20160816; b=fd+L5rcVZdDW//TTkaX3IpnvpoeWV6Mr0OARkj/yACaTMIf60t5RkKHgts18Dxaelc AsicmJy3YjqBaqUykmIfQaF8+LdlZxFsksmWvga/bdYUzonxyBb1Z7+/4EDj6rqzYptl YeHLZ/wSNGaOShL7QxILgyLiRYVFcUKjMSsTcSXinDMKn59zU+os/zV86rYmGe/Rq34v sHwK6z3JK7iuH9iFi8kUCTzyMyL3F3S3a+mR7zVLWbUSVZiWqYA3D/spfXgDahk3jwrW WpAUpfJVw10V7z21ZDfuABH+oMHPzuUmodxvdQ/MrkUA5XNRw9mTK1HBrrbgvK3RcB8w yFeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=+CNS4/QN0kTGiR7qeGPRldZiuL+u8iFCnqXvZ5DvkRM=; b=V1AiLLtAQsvgQ7ESebBXVb4rTrBp6oQpHVcs4JYum/8rqTF6PHaTacPVFEu/QmZnM7 i6LcRlFwUX1g5/O+4mQSowzghyuWtgwewwIq3rjXI6CLvtIgTSCzIBhjTcJEP8cVGi5s a2fpEeFznQbSrdA9dlOQozHsQoMV7jYnm8ZUHtHyeaFT/Or7gUyJTSLutFkYU0RT0VaG 2AuR7RR+m3CkDqgxxkOhsqzhVCGpeGlcmE6c3LPVMfbf1Sqw2AJIQb5u9MuamgO6UklY ibR3KdFjS3BrGwemIqK+pmgMb6QIiyoQLMA92CteNvdYTGRzgX4X8y+n5aYpTOLKDWdI cRDg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l73si5894555pfb.126.2019.05.24.11.40.11; Fri, 24 May 2019 11:40:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391131AbfEXSit (ORCPT + 99 others); Fri, 24 May 2019 14:38:49 -0400 Received: from foss.arm.com ([217.140.101.70]:48816 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727344AbfEXSit (ORCPT ); Fri, 24 May 2019 14:38:49 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 7A341A78; Fri, 24 May 2019 11:38:48 -0700 (PDT) Received: from [10.1.196.75] (e110467-lin.cambridge.arm.com [10.1.196.75]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 44BC53F703; Fri, 24 May 2019 11:38:47 -0700 (PDT) Subject: Re: [PATCH v3 4/4] arm64: mm: Implement pte_devmap support To: Will Deacon Cc: linux-mm@kvack.org, akpm@linux-foundation.org, catalin.marinas@arm.com, anshuman.khandual@arm.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <817d92886fc3b33bcbf6e105ee83a74babb3a5aa.1558547956.git.robin.murphy@arm.com> <20190524180805.GA9697@fuggles.cambridge.arm.com> From: Robin Murphy Message-ID: <9ef54c1b-b9a5-ed13-b9d6-65e7c4af0a75@arm.com> Date: Fri, 24 May 2019 19:38:45 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190524180805.GA9697@fuggles.cambridge.arm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 24/05/2019 19:08, Will Deacon wrote: > On Thu, May 23, 2019 at 04:03:16PM +0100, Robin Murphy wrote: >> diff --git a/arch/arm64/include/asm/pgtable.h b/arch/arm64/include/asm/pgtable.h >> index 2c41b04708fe..a6378625d47c 100644 >> --- a/arch/arm64/include/asm/pgtable.h >> +++ b/arch/arm64/include/asm/pgtable.h >> @@ -90,6 +90,7 @@ extern unsigned long empty_zero_page[PAGE_SIZE / sizeof(unsigned long)]; >> #define pte_write(pte) (!!(pte_val(pte) & PTE_WRITE)) >> #define pte_user_exec(pte) (!(pte_val(pte) & PTE_UXN)) >> #define pte_cont(pte) (!!(pte_val(pte) & PTE_CONT)) >> +#define pte_devmap(pte) (!!(pte_val(pte) & PTE_DEVMAP)) >> >> #define pte_cont_addr_end(addr, end) \ >> ({ unsigned long __boundary = ((addr) + CONT_PTE_SIZE) & CONT_PTE_MASK; \ >> @@ -217,6 +218,11 @@ static inline pmd_t pmd_mkcont(pmd_t pmd) >> return __pmd(pmd_val(pmd) | PMD_SECT_CONT); >> } >> >> +static inline pte_t pte_mkdevmap(pte_t pte) >> +{ >> + return set_pte_bit(pte, __pgprot(PTE_DEVMAP)); >> +} >> + >> static inline void set_pte(pte_t *ptep, pte_t pte) >> { >> WRITE_ONCE(*ptep, pte); >> @@ -381,6 +387,9 @@ static inline int pmd_protnone(pmd_t pmd) >> >> #define pmd_mkhuge(pmd) (__pmd(pmd_val(pmd) & ~PMD_TABLE_BIT)) >> >> +#define pmd_devmap(pmd) pte_devmap(pmd_pte(pmd)) >> +#define pmd_mkdevmap(pmd) pte_pmd(pte_mkdevmap(pmd_pte(pmd))) >> + >> #define __pmd_to_phys(pmd) __pte_to_phys(pmd_pte(pmd)) >> #define __phys_to_pmd_val(phys) __phys_to_pte_val(phys) >> #define pmd_pfn(pmd) ((__pmd_to_phys(pmd) & PMD_MASK) >> PAGE_SHIFT) >> @@ -537,6 +546,11 @@ static inline phys_addr_t pud_page_paddr(pud_t pud) >> return __pud_to_phys(pud); >> } >> >> +static inline int pud_devmap(pud_t pud) >> +{ >> + return 0; >> +} >> + >> /* Find an entry in the second-level page table. */ >> #define pmd_index(addr) (((addr) >> PMD_SHIFT) & (PTRS_PER_PMD - 1)) >> >> @@ -624,6 +638,11 @@ static inline phys_addr_t pgd_page_paddr(pgd_t pgd) >> >> #define pgd_ERROR(pgd) __pgd_error(__FILE__, __LINE__, pgd_val(pgd)) >> >> +static inline int pgd_devmap(pgd_t pgd) >> +{ >> + return 0; >> +} > > I think you need to guard this and pXd_devmap() with > CONFIG_TRANSPARENT_HUGEPAGE, otherwise you'll conflict with the dummy > definitions in mm.h and the build will fail. Ah, right you are - I got as far as catching similar issues with CONFIG_PGTABLE_LEVELS, but apparently I failed to spot the !THP guards in x86 and powerpc. Let me give this one a tweak and test a wider range of configs... Robin.