Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp3563586ybi; Mon, 27 May 2019 02:06:33 -0700 (PDT) X-Google-Smtp-Source: APXvYqwX8ieZk2PbgXVCBwlzHibMIq4wzh7v23RqQh6o8Wx3epZr1SSNfQ8smD7RyyuRR42ErraK X-Received: by 2002:a65:64d5:: with SMTP id t21mr51411014pgv.310.1558947993654; Mon, 27 May 2019 02:06:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558947993; cv=none; d=google.com; s=arc-20160816; b=rnk89+GRz9djcJE/hti7JmcTvQCpjKfksHzgbFKMS1e9Ey+Eta41C1ujbsBB4ZMx34 rfqMwFuvqIJ+If1tSbM4d6VULmvTk5e9+cA7DAKr/jZ6M/b6i9fy0pNC5kmHYq2MJ769 S+6MSluVfWl7gWdxrBapU+CHgUSjdQtQvuPrqsFRQtrm4sadSVC0GEGsq4rQQ4qpbA8o 4RzWC63sOtQjAnb+3OEyMMyo4ZNqoAwJjH/Ac7rvjBeNeRMZvONwfNEStFC9izAEO+2l R44Z6V+U3X5puJrV6GCE8Q0sDnIDXU/PHQNTrRYsS0bytkzbM0fyBbGUPjPvm9tLtWSP LjpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=vlF3h+1Eu6xGIKk7yRKT3DWJjNFolWlNEB/JHNJ4ia8=; b=b33A9MI+FeV4/RE3YtA+1kj3YlT23/CX2HOu4RQ5r5PiHFT4m5/gKDuRMIvfQlSQZ1 +reGj4ccFW0b6L0BnE80iQ38OW/9lX0o0C0u3YiaRXmwPiAUZxEW+Jli8mzrmfoikyrA oUb94pEBzdh8tWO/M9ttfPlA9Bj6+ZBybPF8n28c4r3Nl/R1a0D/pFyQFpQMKIrrNubp thHJXwbaCBnNvw9WnDDD1vnsy8ZOHJLFWWtEOMMtM/8SIBp3bMjlCOSJcN1X4+SpIy41 JR3wLIb2YdImVg+c4dCdPRuOQb0DFQVzxGjw49N3/NHCfOBr/R3KsAqrmT4Xdhvw0g1V ZrWg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q40si17311216pjb.17.2019.05.27.02.06.17; Mon, 27 May 2019 02:06:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726417AbfE0JFH (ORCPT + 99 others); Mon, 27 May 2019 05:05:07 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:34618 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726071AbfE0JFH (ORCPT ); Mon, 27 May 2019 05:05:07 -0400 X-UUID: 9b45fc4f1566450c808686863345d682-20190527 X-UUID: 9b45fc4f1566450c808686863345d682-20190527 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 2099036367; Mon, 27 May 2019 17:05:01 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs02n2.mediatek.inc (172.21.101.101) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 27 May 2019 17:04:59 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 27 May 2019 17:04:59 +0800 From: Erin Lo To: Matthias Brugger , Rob Herring , Mark Rutland CC: , srv_heupstream , , , , , , , Subject: [PATCH v11 0/6] Add basic node support for Mediatek MT8183 SoC Date: Mon, 27 May 2019 17:04:41 +0800 Message-ID: <1558947887-31084-1-git-send-email-erin.lo@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: A3A3979E730E1DEDDFD1A2DDEE29397448A5ACC75A9DFEC103545943F1E524CC2000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MT8183 is a SoC based on 64bit ARMv8 architecture. It contains 4 CA53 and 4 CA73 cores. MT8183 share many HW IP with MT65xx series. This patchset was tested on MT8183 evaluation board and use correct clock to shell. Based on v5.2-rc1 Change in v11: New add spi node, efuse node, pinctrl node, auxadc node, and capacity-dmips-mhz field Change in v10: Add the L2 cache node to prevent warning on unable to detect cache hierarchy. Change in v9: Remove pio node since binding is not documented yet Change in v8: 1. Fix interrupt-parent of pio node 2. Remove pinfunc.h and spi node patches Change in v7: 1. Place all the MMIO peripherals under one or more simple-bus nodes 2. Make the pinfunc.h and spi node into seperate patch 3. Modify SPIs pamerater from 4 back to 3 and remove patch "support 4 interrupt parameters for sysirq" 4. Rename intpol-controller to interrupt-controller 5. Rename pinctrl@1000b000 to pinctrl@10005000 Change in v6: 1. Remove power and iommu nodes 2. Fix dtb build warning 3. Fix pinctrl binding doc 4. Fix '_' in node names Change in v5: 1. Collect all device tree nodes to the last patch 2. Add PMU 3. Add Signed-off-by 4. Remove clock driver code and binding doc 5. Add pinctrl, iommu, spi, and pwrap nodes Change in v4: 1. Correct syntax error in dtsi 2. Add MT8183 clock support Change in v3: 1. Fill out GICC, GICH, GICV regions 2. Update Copyright to 2018 Change in v2: 1. Split dt-bindings into different patches 2. Correct bindings for supported SoCs (mtk-uart.txt) Ben Ho (1): arm64: dts: Add Mediatek SoC MT8183 and evaluation board dts and Makefile Erin Lo (1): arm64: dts: mt8183: add spi node Hsin-Yi, Wang (1): arm64: dts: mt8183: add capacity-dmips-mhz Michael Mei (1): arm64: dts: mt8183: add efuse and Mediatek Chip id node to read Zhiyong Tao (2): arm64: dts: mt8183: add pinctrl device node arm64: dts: mt8183: Add auxadc device node arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt8183-evb.dts | 140 ++++++ arch/arm64/boot/dts/mediatek/mt8183.dtsi | 447 ++++++++++++++++++++ 3 files changed, 588 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt8183-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8183.dtsi -- 1.8.1.1.dirty