Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp5689300ybi; Tue, 28 May 2019 17:59:27 -0700 (PDT) X-Google-Smtp-Source: APXvYqwNyZEbNQ2LRUrRzU4QFfmHMRbYpcxat9brO4zNjNQo6DoBADg7LS8xbr4cxjsA7FMOppmh X-Received: by 2002:a63:c24c:: with SMTP id l12mr136734508pgg.173.1559091567640; Tue, 28 May 2019 17:59:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559091567; cv=none; d=google.com; s=arc-20160816; b=FmP1gJBH1nUacjSAcZmq8NlfWD4AFnYAUKMpLkcUlIso812A2IWW/WuKsYjS3EXqRE pcdHHzqapXJZ967G8eFLdlsfsgAZeKUUnMqRJdQaqA+zJ5Qs3upPF41uWLCQG/AvjSIP QkL1Xd0RbvxrT0kk8LjyNpfpah3I82R3tebgO584tXRdAXRoCjzfWb5yORyJs9drIWAt UZB9t36dtRVYF81i4EePHOh2w6KxYMDqQGDIh1A65IDglyhMDzKjENIfQcAD9zJsB8Sa NRGADP+yEVvV+8oc5xbeOm3NuRIl0tETlTxbYzLMWxsMqcBqySWR/VZyCnh6ByfJjSnK jPFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=hlEO6V7+iSB0usIkjd5ruLwMRHdYcss4+6c861fNe8Q=; b=Qv6y1oBHvThJnnc2zbwx+bUMrasNyXqTdk6w/XDCrhCy8ESDZaAN6eOTAy/XbC8GV1 Ir1wSZSUkR0t4GrirNK2B+zcDjgxq26hO/jWbCJocTA1ooJduiEW+Vjm4txCL+sRC1rL RuD9bnzRG57bnNLJC5QSi6rgvDIxjXZJ9UVJ+/RyKgYdBHy0GXqX7yZCg7etaMWl5cYA T1fegfCwQ6yH1JcAporymsdVufGu2UnXIFzEhS6yx+bGeAHNyFO0Rj1d3nmJn6JyTb4l fkWI3xdNL2lZPlfvxgcI2KeYbIN84++4HnoXRmKn0RzsppdWDLBGovcPRmctnbckqZ6/ b0Yw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QTTM4Pot; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 65si11369663ple.240.2019.05.28.17.59.01; Tue, 28 May 2019 17:59:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QTTM4Pot; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726163AbfE2A5S (ORCPT + 99 others); Tue, 28 May 2019 20:57:18 -0400 Received: from mail-pl1-f196.google.com ([209.85.214.196]:36849 "EHLO mail-pl1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726069AbfE2A5R (ORCPT ); Tue, 28 May 2019 20:57:17 -0400 Received: by mail-pl1-f196.google.com with SMTP id d21so276553plr.3 for ; Tue, 28 May 2019 17:57:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=hlEO6V7+iSB0usIkjd5ruLwMRHdYcss4+6c861fNe8Q=; b=QTTM4PotKaA4IWlNuUfDPwLnIF1aRDxixXGN67NyrM/MlBWhi35yl/zppSWddOJUcq bTRLWy2heNAW31E0waEi5L2qiWWBieOzF+urk+EolzhiIrFiKFgrQbDCntfNS42vMUAz LQ2HycxMig495CGrvMg/4Rfq+IBY1/In+hK/2I/6qanhZXy5DRxXyRYExDN1xM0Ugwwy Wk0LrQi3dvi6hr2M02Q0f2pzwmvgM8vefZpjaumkL1BVe4acYIGS5Jn+Jv3IT3aU4dOX xGPe1Ussyf7ZCZcN111RZmdbfQxIETr5ArFYhUgtpxUwFNOm9uy6ii+XqGrmJPCXjBs4 jjNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=hlEO6V7+iSB0usIkjd5ruLwMRHdYcss4+6c861fNe8Q=; b=qQJVf26V1gJGTkpZNSjRL7Om/UO7+vckQeLHkXod4yPB7c1O3PfS4QwBc7NT0k1pN7 WaMmAxDVomeOwa3xyUw6JRdfUcxuIU1i4FbtqJMpo3FPcC809h1eLwUQ17v07M7oqNJ8 sQl8wwQ91xQO6DDujp/Jnq6WtgFHpRairqxarQGXbfWWum1pcgB5hguMyDhDw9+NqYaR YqccQJDTShpqVkiZamrBmpFNkzsRkThIpZLZo8FUNdpUNnnHaLCGUGwXKHUxYTxqerWT AgbkyIX0ynNlToUdnXzlq995S65G3AdfpUXi3cIIrDRHz4aYGheqm/8xuRKQ0MA41mao FhRQ== X-Gm-Message-State: APjAAAVD6QJ3WWEtr0WEt+yq5Bk4LcNZ5la/3v4CP7O6Ro6NbcaNlDOM g7UPoVgwnfYp3iK3y3Rio/Vggg== X-Received: by 2002:a17:902:b094:: with SMTP id p20mr111611096plr.164.1559091436245; Tue, 28 May 2019 17:57:16 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id p16sm15434824pff.35.2019.05.28.17.57.15 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 28 May 2019 17:57:15 -0700 (PDT) From: Bjorn Andersson To: Lorenzo Pieralisi Cc: Bjorn Helgaas , Rob Herring , Mark Rutland , Stanimir Varbanov , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v5 2/3] dt-bindings: PCI: qcom: Add QCS404 to the binding Date: Tue, 28 May 2019 17:57:09 -0700 Message-Id: <20190529005710.23950-3-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190529005710.23950-1-bjorn.andersson@linaro.org> References: <20190529005710.23950-1-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Qualcomm QCS404 platform contains a PCIe controller, add this to the Qualcomm PCI binding document. The controller is the same version as the one used in IPQ4019, but the PHY part is described separately, hence the difference in clocks and resets. Reviewed-by: Rob Herring Reviewed-by: Vinod Koul Signed-off-by: Bjorn Andersson --- Changes since v4: - Picked up Vinod's r-b .../devicetree/bindings/pci/qcom,pcie.txt | 25 +++++++++++++++++-- 1 file changed, 23 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt index 1fd703bd73e0..ada80b01bf0c 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt @@ -10,6 +10,7 @@ - "qcom,pcie-msm8996" for msm8996 or apq8096 - "qcom,pcie-ipq4019" for ipq4019 - "qcom,pcie-ipq8074" for ipq8074 + - "qcom,pcie-qcs404" for qcs404 - reg: Usage: required @@ -116,6 +117,15 @@ - "ahb" AHB clock - "aux" Auxiliary clock +- clock-names: + Usage: required for qcs404 + Value type: + Definition: Should contain the following entries + - "iface" AHB clock + - "aux" Auxiliary clock + - "master_bus" AXI Master clock + - "slave_bus" AXI Slave clock + - resets: Usage: required Value type: @@ -167,6 +177,17 @@ - "ahb" AHB Reset - "axi_m_sticky" AXI Master Sticky reset +- reset-names: + Usage: required for qcs404 + Value type: + Definition: Should contain the following entries + - "axi_m" AXI Master reset + - "axi_s" AXI Slave reset + - "axi_m_sticky" AXI Master Sticky reset + - "pipe_sticky" PIPE sticky reset + - "pwr" PWR reset + - "ahb" AHB reset + - power-domains: Usage: required for apq8084 and msm8996/apq8096 Value type: @@ -195,12 +216,12 @@ Definition: A phandle to the PCIe endpoint power supply - phys: - Usage: required for apq8084 + Usage: required for apq8084 and qcs404 Value type: Definition: List of phandle(s) as listed in phy-names property - phy-names: - Usage: required for apq8084 + Usage: required for apq8084 and qcs404 Value type: Definition: Should contain "pciephy" -- 2.18.0