Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp6166083ybi; Wed, 29 May 2019 03:59:22 -0700 (PDT) X-Google-Smtp-Source: APXvYqwWWKhEsfb/N/kaCZTln1qAqkuXgKlsvq4WURCHFzOpiXDwMQBLWd9Ch/zqri9rETwHPaRa X-Received: by 2002:a62:4c5:: with SMTP id 188mr88693099pfe.19.1559127562794; Wed, 29 May 2019 03:59:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559127562; cv=none; d=google.com; s=arc-20160816; b=BlcXOLh7wH2RLxVUZUqsi2B9Sxkvxl9wRiRkXUKAdnddFHGjDQnQ3Ejej+rHA5oUny Sp2PfIyiahAI9haz/CStUfd4FXlCtftyEx58DoGFik0WfWwdwyH3IzbZVRb6S+9Le8AH YsPmpFudIYzH9aj+GHMUrpBypdeUo/f4m8RvK/ToSuSLUoXvwOcBZBdvOlBtoGBqixfF qmciPlxHj+q+PxbxO+269GAq/ZmX2ENUCtA0qRSE9A61Vig9Sh7RHs5x64W+Kqa3HY8u D7/w0SKSWZqKfBLsB2l/x4PAqBbMi7mj83SQT5ZgzcNAWWnqyW9NDL3l3qSMqMWZ4iPi ujRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=lMfuNcsK6tuVz7vC7aYS5UVf9NSaVZRFtcoyHVQ3R8M=; b=uC7f+IGlldaJHFJVUHDFl9wAr/cGDm7WOla0Z1l0zbpFo3uhf62ogDD5MYAG4RBR2T nkU1UOetlUTEWw4RNN9aRbhKaDbt+txQ0huMvk85vB/zDNUn/MzWbwHbFf/N12uZmhF3 1QJtBlyLP1iRcXbKqY2FdC9ltfI6TyOqRk7AN8CIoOvZqrB1KvfnvbLr5TwMqNrwLuEH zjFTczblGoxJHE9xNpq2e/Q8kejP4ySnHyW4fHzzGfnbOTDTvnFUWMn4WaqtUXbqKE1q JSSjS8q5TJQhbDr7my6ivFaANbCZT4WMvFyDPW6bmE7N5aaP9nXBDCwjFbDDHxWJUQcP 7vIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KwCs5fOw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a20si6243199pju.92.2019.05.29.03.59.06; Wed, 29 May 2019 03:59:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KwCs5fOw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726988AbfE2K5X (ORCPT + 99 others); Wed, 29 May 2019 06:57:23 -0400 Received: from mail-pl1-f193.google.com ([209.85.214.193]:46664 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726029AbfE2K5W (ORCPT ); Wed, 29 May 2019 06:57:22 -0400 Received: by mail-pl1-f193.google.com with SMTP id bb3so893463plb.13 for ; Wed, 29 May 2019 03:57:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=lMfuNcsK6tuVz7vC7aYS5UVf9NSaVZRFtcoyHVQ3R8M=; b=KwCs5fOwghwsU5zqVfivfYLGzuV2zoFcgXvqpGrFf4v+qrweHmIqI0lJmPNL4epz5f bMMAXr+tuk70/z4UYM5UxW/zi770+a2NqzhFNfecL2Sa4PWCiHz5H6EUHkB0fy4ge9Bq 8jK10Q21ii1l1Z/AYeX41oTpqgi372oJT7KSA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=lMfuNcsK6tuVz7vC7aYS5UVf9NSaVZRFtcoyHVQ3R8M=; b=QHH5k/nthey5EAAkNUPQ9uDppUlcG4Qt8zM89wqYDN7R3DDzjSeuepBIDZgfXDzV4X WQIVLCqvE6SlHGaY6HRo1g6RxlO9EBOLyJuDbmB18CxpWPR/ovwGghah6Z4vo+5m7t/y KeU8VkWHQTPIiKAH8h62PKZu0BgyQUQ5Iw0h073dZuaVU4c2DrkPL8FMLOzP9ZVUVy/9 0a2LXHSBVneyj9j0I5GyZ7WwzJGDGWiFGauWMQ1CYSdkfb6tBCL/1Oh7EO083O+rP6Ss xzJHBhopQ+KZhJ4xRKC/vyxvdCRouuJKEjviEdd7yDsg62MX5iWW4TOvhGmvRcsGYQ9F zBBQ== X-Gm-Message-State: APjAAAW+QnbZq7+ucVx1OsghYoy1FjtI1Lv/wYeEZ07xi+L4tB5mmVDd slyvUnuY9jEgMpcs+oRHx8cm5w== X-Received: by 2002:a17:902:b713:: with SMTP id d19mr79658807pls.123.1559127441569; Wed, 29 May 2019 03:57:21 -0700 (PDT) Received: from localhost.localdomain ([49.206.202.218]) by smtp.gmail.com with ESMTPSA id 184sm18974479pfa.48.2019.05.29.03.57.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 29 May 2019 03:57:21 -0700 (PDT) From: Jagan Teki To: Maxime Ripard , David Airlie , Daniel Vetter , Chen-Yu Tsai , dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Michael Trimarchi , devicetree@vger.kernel.org, linux-sunxi@googlegroups.com, linux-amarula@amarulasolutions.com, Sergey Suloev , Ryan Pannell , bshah@mykolab.com, Jagan Teki Subject: [DO NOT MERGE] [PATCH v9 9/9] arm64: dts: allwinner: oceanic-5205-5inmfd: Enable Microtech MTF050FHDI-03 panel Date: Wed, 29 May 2019 16:26:15 +0530 Message-Id: <20190529105615.14027-10-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 In-Reply-To: <20190529105615.14027-1-jagan@amarulasolutions.com> References: <20190529105615.14027-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Microtech MTF050FHDI-03 is 1080x1920, 4-lane MIPI DSI LCD panel which has inbuilt NT35596 IC chip. DSI panel connected to board via 39-pin FPC port with, - DLDO1 as VCC-DSI supply - DLDO2 as DVDD supply - DC1SW as AVDD supply - DC1SW as AVEE supply - PD24 gpio for reset pin - PH10 gpio for backlight enable pin Tested-by: Tamas Papp Signed-off-by: Ryan Pannell Signed-off-by: Michael Trimarchi Signed-off-by: Jagan Teki --- .../sun50i-a64-oceanic-5205-5inmfd.dts | 49 +++++++++++++++++++ 1 file changed, 49 insertions(+) diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64-oceanic-5205-5inmfd.dts b/arch/arm64/boot/dts/allwinner/sun50i-a64-oceanic-5205-5inmfd.dts index a4ddc0b9664c..ab9ee10ba6a2 100644 --- a/arch/arm64/boot/dts/allwinner/sun50i-a64-oceanic-5205-5inmfd.dts +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-oceanic-5205-5inmfd.dts @@ -8,6 +8,7 @@ /dts-v1/; #include "sun50i-a64-sopine.dtsi" +#include / { model = "Oceanic 5205 5inMFD"; @@ -22,6 +23,15 @@ stdout-path = "serial0:115200n8"; }; + backlight: backlight { + compatible = "pwm-backlight"; + pwms = <&r_pwm 0 50000 PWM_POLARITY_INVERTED>; + brightness-levels = <412 512>; + num-interpolated-steps = <100>; + default-brightness-level = <100>; + enable-gpios = <&pio 7 10 GPIO_ACTIVE_HIGH>; /* LCD-BL-EN: PH10 */ + }; + can_osc: can-osc { compatible = "fixed-clock"; #clock-cells = <0>; @@ -40,6 +50,29 @@ }; }; +&de { + status = "okay"; +}; + +&dphy { + status = "okay"; +}; + +&dsi { + vcc-dsi-supply = <®_dldo1>; /* VCC-DSI */ + status = "okay"; + + panel@0 { + compatible = "microtech,mtf050fhdi-03", "novatek,nt35596"; + reg = <0>; + dvdd-supply = <®_dldo2>; /* VCC-MIPI */ + avdd-supply = <®_dc1sw>; /* AVDD_5V0 */ + avee-supply = <®_dc1sw>; /* AVEE_5V */ + reset-gpios = <&pio 3 24 GPIO_ACTIVE_HIGH>; /* LCD-RST: PD24 */ + backlight = <&backlight>; + }; +}; + &ehci0 { status = "okay"; }; @@ -81,10 +114,26 @@ status = "okay"; }; +&r_pwm { + status = "okay"; +}; + ®_dc1sw { regulator-name = "vcc-phy"; }; +®_dldo1 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-dsi"; +}; + +®_dldo2 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-mipi"; +}; + ®_ldo_io0 { regulator-min-microvolt = <2800000>; regulator-max-microvolt = <2800000>; -- 2.18.0.321.gffc6fa0e3