Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp6672900ybi; Wed, 29 May 2019 11:15:00 -0700 (PDT) X-Google-Smtp-Source: APXvYqzS+cWeZoASwAb2gTxeLYZVZTNbZsXid4RnD5CfiuZa2Bk5MsyN8TTUPRCWqV92Rigt/Eyn X-Received: by 2002:a17:90a:8586:: with SMTP id m6mr14021836pjn.129.1559153699921; Wed, 29 May 2019 11:14:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559153699; cv=none; d=google.com; s=arc-20160816; b=1FGilE+nJ2eLN8L8AwwrVgvfEtD+fb6pSiHhVCheO41BvZiK3Glg5pnW2hBLzs19YJ Vs9UoDOEURPJH3w2pTwV3PKgfNr7RSIcBTjdI1WYkB4BvRW4yKxM3Yhfcngze0kf5OGh vRpmlhegbLJqg6peFc3gApFNUDsqyGfRVyw9cHb2O9JVAMbloqRiIGDms5xj692ZqfJs XFewb8onYrsU4G4xsSuawkpwmOjuVZpKKqBDIzbFSuJ5vD/VuRofs5yqi48H9p//NDex kwPLLoFcl3l5qtm8fEPvIBPkGzcy6t33mB/omgdp37MwnXuQpCE/GNqqpBM9884dmfX4 r5CA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=gX2RMb1pokbu+YgF41RSMApGRERhvXQGphpzSmZubpo=; b=gTuUBFJsln6lWrXgCeyoR/7ETM3ADrKSmdQC18ep7lUlmEQUuIBJDVYAaQ2/sQztOL tlzcSZmyi3aKyfOt5lh7I5/liLsDrKbVGazmcjV0jMS+Dx0RvPEeuP1s6wu112l8KB+e F/t3OvoGX3d0V3JcFtPczo8wZrVJwzLP1sgOnJTn83IYnrw6GMfXtbLicpcky/t8RIaw 0JlSf/o3dKVztkS6qVdRGfURKMwO1ncbqNoQujx6jcgrBPSqiYvw6LD4CNOuwcUce9+f 1YTOFAZ0sO5sL2/wI6wgk4LaYQynUhYERHqXomb6RO/r1f+e1E4/Gi4K5AlmijZtKt6b YxfA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@googlemail.com header.s=20161025 header.b=f4xdf+vP; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g15si448528pfk.75.2019.05.29.11.14.44; Wed, 29 May 2019 11:14:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@googlemail.com header.s=20161025 header.b=f4xdf+vP; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727480AbfE2SNf (ORCPT + 99 others); Wed, 29 May 2019 14:13:35 -0400 Received: from mail-oi1-f194.google.com ([209.85.167.194]:37786 "EHLO mail-oi1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726532AbfE2SNf (ORCPT ); Wed, 29 May 2019 14:13:35 -0400 Received: by mail-oi1-f194.google.com with SMTP id i4so2473665oih.4 for ; Wed, 29 May 2019 11:13:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=gX2RMb1pokbu+YgF41RSMApGRERhvXQGphpzSmZubpo=; b=f4xdf+vPCxyZu4Hqkw+FoQgiJySxwGcEI4TfGDrIYVFodGV46rc5Ap4KbB5Qm3Ko4S iNKdL8CwC3UGq9rHNxO+RWQMu9DA5FmjngW4D78kOltgnY6rSAHQJK6T1uU+l1Oyqinx FHfPK9yXwdJcdTgrsB2fMNkPltmpVtsX48dSRBsqUjmwmgmLwBAjL2JlJvt/x7CvLjQ6 LYcQxVHjUnRrc5e0zj/slp1tZHk9noniO0iI3rCtJRMvshYNiAFInO1mffaKEf858QEK gcGMHUS5h1rRLqagpIRF7fsyWt0xPA1twLUfvdqyHvDGjhXtun4P2Aw42nMwynZ+p3jg jaVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=gX2RMb1pokbu+YgF41RSMApGRERhvXQGphpzSmZubpo=; b=ArBGYQl6Ni9DG9tjPYD7jt6wVDKcvA5/bxQE/cX5yNwqT4UlLun+2ULGb7SqQ7IzHe k2up89SiYeDCYNZAFHzeQmdtdghEMbhC8KlCMcw/OcGS1vu2T0eNyv96Eyb+BpudmcpV hXIJJa9zhmCATzpadO0Y8jqh0s9c/INnbCnJs8n18TOiGVQJoa89hBipZBpRKz4R2M9g mibKSOBjvHRtmV6kTJvy/IvBfPXjYyfQuvWSA+CRnAo4pE8540GcZGItlKPZz3gZ0sWf ei3qVrnrpRjdNDUgm7OCpq7BWiDIZJVS0IFzUl5yaXtis7n+w12/0ACMtx7dmjZOuiD1 v6CQ== X-Gm-Message-State: APjAAAVORxOV5lm/8mAaPf54lqJDrZLb75lyrmAmTgk4Xy+Pkzw3vqTY bHrv8Eg7r8CAlONq70i85Ji3tLRWxOZvnzN7CXQ= X-Received: by 2002:aca:f144:: with SMTP id p65mr7253057oih.47.1559153613854; Wed, 29 May 2019 11:13:33 -0700 (PDT) MIME-Version: 1.0 References: <20190527140206.30392-1-narmstrong@baylibre.com> <20190527140206.30392-4-narmstrong@baylibre.com> <7da1c182-db68-c813-1f3c-b936137deeb2@baylibre.com> In-Reply-To: <7da1c182-db68-c813-1f3c-b936137deeb2@baylibre.com> From: Martin Blumenstingl Date: Wed, 29 May 2019 20:13:22 +0200 Message-ID: Subject: Re: [PATCH v4 3/3] arm64: dts: meson: Add minimal support for Odroid-N2 To: Neil Armstrong Cc: khilman@baylibre.com, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Neil, On Wed, May 29, 2019 at 12:09 PM Neil Armstrong wrote: > > On 27/05/2019 16:02, Neil Armstrong wrote: > > This patch adds basic support for : > > - Amlogic G12B, which is very similar to G12A > > - The HardKernel Odroid-N2 based on the S922X SoC > > > > The Amlogic G12B SoC is very similar with the G12A SoC, sharing > > most of the features and architecture, but with these differences : > > - The first CPU cluster only has 2xCortex-A53 instead of 4 > > - G12B has a second cluster of 4xCortex-A73 > > - Both cluster can achieve 2GHz instead of 1,8GHz for G12A > > - CPU Clock architecture is difference, thus needing a different > > compatible to handle this slight difference > > - Supports a MIPI CSI input > > - Embeds a Mali-G52 instead of a Mali-G31, but integration is the same > > > > Actual support is done in the same way as for the GXM support, including > > the G12A dtsi and redefining the CPU clusters. > > Unlike GXM, the first cluster is different, thus needing to remove > > the last 2 cpu nodes of the first cluster. > > > > Signed-off-by: Neil Armstrong > > --- > > arch/arm64/boot/dts/amlogic/Makefile | 1 + > > .../boot/dts/amlogic/meson-g12b-odroid-n2.dts | 288 ++++++++++++++++++ > > arch/arm64/boot/dts/amlogic/meson-g12b.dtsi | 82 +++++ > > 3 files changed, 371 insertions(+) > > create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12b-odroid-n2.dts > > create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12b.dtsi > > > > diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile > > index e129c03ced14..07b861fe5fa5 100644 > > --- a/arch/arm64/boot/dts/amlogic/Makefile > > +++ b/arch/arm64/boot/dts/amlogic/Makefile > > @@ -3,6 +3,7 @@ dtb-$(CONFIG_ARCH_MESON) += meson-axg-s400.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-g12a-sei510.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-g12a-u200.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-g12a-x96-max.dtb > > +dtb-$(CONFIG_ARCH_MESON) += meson-g12b-odroid-n2.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-nanopi-k2.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-nexbox-a95x.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-odroidc2.dtb > > diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b-odroid-n2.dts b/arch/arm64/boot/dts/amlogic/meson-g12b-odroid-n2.dts > > new file mode 100644 > > index 000000000000..48783ead8dfb > > --- /dev/null > > +++ b/arch/arm64/boot/dts/amlogic/meson-g12b-odroid-n2.dts > > @@ -0,0 +1,288 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > +/* > > + * Copyright (c) 2019 BayLibre, SAS > > + * Author: Neil Armstrong > > + */ > > + > > +/dts-v1/; > > + > > [...] > > > + > > + hub_5v: regulator-hub_5v { > > + compatible = "regulator-fixed"; > > + regulator-name = "HUB_5V"; > > + regulator-min-microvolt = <5000000>; > > + regulator-max-microvolt = <5000000>; > > + vin-supply = <&vcc_5v>; > > + > > + /* Connected to the Hub CHIPENABLE, LOW sets low power state */ > > + gpio = <&gpio GPIOH_5 GPIO_ACTIVE_HIGH>; > > + enable-active-high; > > + }; > > + > > + usb_pwr_en: regulator-usb_pwr_en { > > + compatible = "regulator-fixed"; > > + regulator-name = "USB_PWR_EN"; > > + regulator-min-microvolt = <5000000>; > > + regulator-max-microvolt = <5000000>; > > + vin-supply = <&hub_5v>; > > + > > + /* Connected to the microUSB port power enable */ > > + gpio = <&gpio GPIOH_6 GPIO_ACTIVE_HIGH>; > > + enable-active-high; > > + }; > > + > > [...] > > > + > > +&usb { > > + status = "okay"; > > + vbus-supply = <&usb_pwr_en>; > > +}; > > + > > +&usb2_phy0 { > > + phy-supply = <&vcc_5v>; > > +}; > > + > > +&usb2_phy1 { > > + phy-supply = <&vcc_5v>; > > +}; > > In fact, I need to fixup here : > > usb2_phy1 needs &hub_5v and regulator-usb_pwr_en depends on &vcc_5v instead... sounds fine for me because I don't see a better way for now > @Martin, can I still keep your reviewed-by for v5 ? yes, you can keep it when you re-send it: can you please add a comment to the phy-supply in usb2_phy1? I have this in mind: "enable the hub which is connected to this port" (imho this is a valuable hint together with the "CHIPENABLE" comment that you already have inside &hub_5v and it helps to make it easier to understand without having to test it on physical hardware) Martin