Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp939041ybi; Thu, 30 May 2019 09:01:56 -0700 (PDT) X-Google-Smtp-Source: APXvYqyl6E5L2HmOOUVlQu4Y5T3zER4i2Z6z+/wk4LJJqyQvdGS18lVLmn1khvJ0NKKzsD67yh5F X-Received: by 2002:aa7:8d81:: with SMTP id i1mr4598968pfr.244.1559232116175; Thu, 30 May 2019 09:01:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559232116; cv=none; d=google.com; s=arc-20160816; b=C5YFFylxDKZcpHKV6abG47ipNZAsFMztfMKRUVoW1sadARoi5Ltqr3498JlZe5HkLu JbTUs6xhBbd9j03KZLFSgthng4HdfLh6VlPMZXk3rRTBmKTcS5x9/oOYioa5YZN3yGpO txfxyfEkgQNm04eCprN8aLSsewN/Byw8hvCqvjsZpIQGaFEsFHUtiLhTH0nJcYAMpdid oWrzxclFjnk+v6JQfENIxfroIAlK0RwIoOdNPxJAXDtLSYrkV+lw6rMtCsLTuS9POHcb A1V5P4ctWgJVTdBrfEE3pTD1qpTXvD5H93wOq6Zp1QfmvfS2r9SuwzJXB1quhGbcwu5A mYiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=JlasCBadKVSsXNr9CWB0njdLgCAXoVvqrNuDEFbuiAk=; b=KG5vk+eyu2q///RXjjmIJQsB20T1UVIsEzTnbiB/6U7qsJLE6tFNKYmysM1ZmWQL5Z 3K+8G7VuJA04tvv3DfKOIT8i4mtlhpSNiftQklXfDjeYRlGSu0hagGJOWLRiaVt1byzL fBHTV/ta2TPHo8Rn2zdmLwHVvkKZAbzZ2u6S0/RSYqWoyYCWzEe93WdcMGJ0e8QTVsvk A5ndf2/eJvZP/kaJrHqtIQc0rR2CYuhiJj4Dlr+EJFMsfX0RpKR0veCuWvKRbWJ6Tz5I 2CDYzP6jORytZGSt6g+EXSXqpSIXcCLIGHGanPKpPzREpsJBjjw+KUXqn0Zyv0B+7fOa pl7Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=GGmvQfnj; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x2si3415425pgk.223.2019.05.30.09.01.37; Thu, 30 May 2019 09:01:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=GGmvQfnj; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727377AbfE3QA1 (ORCPT + 99 others); Thu, 30 May 2019 12:00:27 -0400 Received: from mail-pf1-f196.google.com ([209.85.210.196]:34396 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726250AbfE3QA1 (ORCPT ); Thu, 30 May 2019 12:00:27 -0400 Received: by mail-pf1-f196.google.com with SMTP id c14so1829583pfi.1; Thu, 30 May 2019 09:00:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=JlasCBadKVSsXNr9CWB0njdLgCAXoVvqrNuDEFbuiAk=; b=GGmvQfnjEYqg8qQyb2/5A1vSa5dD9qVfe8yOwyW2rD/Y8VqE6iaViUCuy/BFehmPVJ PjpbhjyrSODquqB6uzFDXx8DgOgey45RoPlY2fqhz80ezGwluIbikPcA104eRL/U3p0O s7cELqrWxaZedQ99dD3wcl3EUVZyWX5l7N6FwYcxRkEfxy1jUWvObhPB9WPCcD0v94S3 uWr5tHcjTcD3TG3nnSoRFhlHTWakjZPLtwZkPI5ayGWTRxuAomVKxg1dWzRt+vmnwbVX 1mTYq/EfeuLTBXoihmdBHQBnNUWIeNG579eMNQmArE8MU7SCGIQtFF4FkP/CVLYe6Avq cb5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=JlasCBadKVSsXNr9CWB0njdLgCAXoVvqrNuDEFbuiAk=; b=fq9ryNxQG8fDWfA1DOV3OiT6+Hp3sDI07pfj6Iillb3QpMTkmxCBsef4Ki48g5d3Jj Ucr18jSSOWFsyqgXSMP7laO7kEElF1HQT/+ScIXgsrugKrx5e3ZpDne9aw01+zzftcT2 mN7+3w7bpFOxDuji2UVxsTyZUcQT83EeQYv7FBsj1syChOFGi/Zc8SyvtQLPm7nC5BOo aAev0C3WFoXO57VnAQnjo04twyoQUwlV8GToF/h6kuZWMO2XbohxxLNeYgcuzeh0i7Fo wkZVRivo6uqkTg055DxL0qDGLj5XRWk/WtDM2mTNphmG3E+ggIrb+geIYPzx4bbX+o+R +2hQ== X-Gm-Message-State: APjAAAXLSeeogZ0TTGWYZ2/wB0jKjFgiKmYBJqgL3skfXv3IlkQBm3lw WLUVgGS4+HRW51kP8Rt9+K0= X-Received: by 2002:a62:bd11:: with SMTP id a17mr4504182pff.126.1559232026423; Thu, 30 May 2019 09:00:26 -0700 (PDT) Received: from aw-bldr-10.qualcomm.com (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id a69sm4022560pfa.81.2019.05.30.09.00.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 30 May 2019 09:00:25 -0700 (PDT) From: Jeffrey Hugo To: robdclark@gmail.com, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, mark.rutland@arm.com Cc: sibis@codeaurora.org, chandanu@codeaurora.org, abhinavk@codeaurora.org, bjorn.andersson@linaro.org, marc.w.gonzalez@free.fr, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jeffrey Hugo Subject: [PATCH 1/4] dt-bindings: msm/dsi: Add 10nm phy for msm8998 compatible Date: Thu, 30 May 2019 09:00:23 -0700 Message-Id: <20190530160023.2773-1-jeffrey.l.hugo@gmail.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190530155909.2718-1-jeffrey.l.hugo@gmail.com> References: <20190530155909.2718-1-jeffrey.l.hugo@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The DSI phy on MSM8998 is a 10nm design like SDM845, however it has some slightly different quirks which need to be handled by drivers. Provide a separate compatible to assist in handling the specifics. Signed-off-by: Jeffrey Hugo --- Documentation/devicetree/bindings/display/msm/dsi.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/msm/dsi.txt b/Documentation/devicetree/bindings/display/msm/dsi.txt index 9ae946942720..af95586c898f 100644 --- a/Documentation/devicetree/bindings/display/msm/dsi.txt +++ b/Documentation/devicetree/bindings/display/msm/dsi.txt @@ -88,6 +88,7 @@ Required properties: * "qcom,dsi-phy-28nm-8960" * "qcom,dsi-phy-14nm" * "qcom,dsi-phy-10nm" + * "qcom,dsi-phy-10nm-8998" - reg: Physical base address and length of the registers of PLL, PHY. Some revisions require the PHY regulator base address, whereas others require the PHY lane base address. See below for each PHY revision. -- 2.17.1