Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp297292ybi; Fri, 31 May 2019 01:28:05 -0700 (PDT) X-Google-Smtp-Source: APXvYqzsiSX3EsqY8R2M2s5Zw+VSRkOKmTa8y3XIt+K4G/zayKUPr2Fg1ym8MyOplEuB3uwzzzfl X-Received: by 2002:a17:902:24d:: with SMTP id 71mr8057510plc.166.1559291285327; Fri, 31 May 2019 01:28:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559291285; cv=none; d=google.com; s=arc-20160816; b=mpXifZ+2j6MiZw9nptoHyOKksjs5Os+jqjr8lVYkr5V2H8HfurVtxz9g5z3MGK0IlI Gn8dt1dnuQqT1r0kbSaafu87lRxx2z0qItIrvOOcFxf6ixct8asEDn5yFN669YxSJYQd XGfJJ1tp6y5dMooUskaBNdxN1NTMaPTh+rImOMBaliQK/PZo0+WSJuJmkC6h5I6ASsl4 3A3moHMirAqdU0AAELNfnnfyGdoKvEddT1aCbBvFAsDzov0UyIzoYxgWIYhsBgE9yvof +9iUSSmwKqGUYNvKgRtdIJiKsIMrKVouF5S4hYOvoWXV4KptznVPf7aBCNhBGYzmHTvI kmzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=VcZEf7tgMNIXUUg2aicGt0agDtisPyMFpAo7p5giBdA=; b=AAOF+8afJsQYjYTFqr287Vt8kZ1U/98l7uL/rK49mq/Ae8D7EgNF6EkFrVa7Sj/GJT O+0lGEvgTxUfHJXYLP/0d5WrcmkzeJ5ihSDm6kHCKlLc5bj02NFEy7BsXewKbnh7SCZm FjNEsHEhXNA7Cc3OySfeNfdqXZLikgNdtzMIU8X2PPECzlq9rKyo0oiL2lN9wTly+Bce xvCGSqTIWP2lBI5eSLNaAgwmOrHaOeE/Lwt+DfFxZHD3gqsJTyjOssp+7oqtI+LH/kro PmJ0716U/fIicu7pKj+MBCJ0Ul56nUUZHRmsyTRGETrnIeqCGmsnfny9clhUHzsltd1T xDmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=dglyHjYn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v16si4760716pjr.73.2019.05.31.01.27.49; Fri, 31 May 2019 01:28:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=dglyHjYn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726835AbfEaI0i (ORCPT + 99 others); Fri, 31 May 2019 04:26:38 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:7322 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726240AbfEaI0h (ORCPT ); Fri, 31 May 2019 04:26:37 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 31 May 2019 01:26:26 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 31 May 2019 01:26:37 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 31 May 2019 01:26:37 -0700 Received: from tbergstrom-lnx.Nvidia.com (172.20.13.39) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 31 May 2019 08:26:36 +0000 Received: by tbergstrom-lnx.Nvidia.com (Postfix, from userid 1000) id 67E4740BFF; Fri, 31 May 2019 11:26:34 +0300 (EEST) Date: Fri, 31 May 2019 11:26:34 +0300 From: Peter De Schrijver To: Dmitry Osipenko CC: Daniel Lezcano , Thomas Gleixner , Joseph Lo , Thierry Reding , Jonathan Hunter , , , Nicolas Chauvet Subject: Re: [PATCH v3 0/8] NVIDIA Tegra clocksource driver improvements Message-ID: <20190531082634.GA6070@pdeschrijver-desktop.Nvidia.com> References: <20190524153253.28564-1-digetx@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20190524153253.28564-1-digetx@gmail.com> X-NVConfidentiality: public User-Agent: Mutt/1.9.4 (2018-02-28) X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1559291187; bh=VcZEf7tgMNIXUUg2aicGt0agDtisPyMFpAo7p5giBdA=; h=X-PGP-Universal:Date:From:To:CC:Subject:Message-ID:References: MIME-Version:Content-Type:Content-Disposition:In-Reply-To: X-NVConfidentiality:User-Agent:X-Originating-IP:X-ClientProxiedBy; b=dglyHjYnmWAOWHzKaqceaJx0Ys6DQXlaf3TFxqQb8JHYiYzozq4oJdsSPGPD235Ar X/bjWk9y8g0q6EGDe6DUucL96LJFyzgIzQvNxZpl7Sy7rgqksECiBBRq/4cRQtqGUT S4Jbd2MfLwoOzAGCVr7GozHU8QPlZ31oAWoh65XEYpnDhCkgSuBDRzqbPg6MkoaYV2 0t1Lifc1N+UATaavXZ+VzSS4eh3ogSzAud448T0d9Jq8XYtEe0ez4lHyAgDgPZohNh +e7gyJZZA0INC8ZO9BIdyWgMn7bGjnI9C3DP2dOT0aIdyaq70LXUiC4sq3/VTUIBnf Lie7wCUBnA9ww== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, May 24, 2019 at 06:32:45PM +0300, Dmitry Osipenko wrote: > Hello, > > This series primarily unifies the driver code across all Tegra SoC > generations. In a result the clocksources are allocated per-CPU on > older Tegra's and have a higher rating than the arch-timer, the newer > Tegra210 is getting support for microsecond clocksource and the driver's > code is getting much cleaner. Note that arch-timer usage is discouraged on > all Tegra's due to the time jitter caused by the CPU frequency scaling. I think the limitations are more as follows: Chip timer suffers cpu dvfs jitter can wakeup from cc7 T20 us-timer No Yes T20 twd timer Yes No? T30 us-timer No Yes T30 twd timer Yes No? T114 us-timer No Yes T114 arch timer No Yes T124 us-timer No Yes T124 arch timer No Yes T210 us-timer No Yes T210 arch timer No No T210 clk_m timer No Yes right? Peter.