Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp3677686ybi; Sun, 2 Jun 2019 20:52:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqyjCApa731k6iCucTLLsEziHSvPbQHbDzL8wIL6R74qujRcEgr5Lso+ehJv3RPkZbpBVW+Z X-Received: by 2002:a17:902:27a8:: with SMTP id d37mr27640543plb.150.1559533975007; Sun, 02 Jun 2019 20:52:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559533975; cv=none; d=google.com; s=arc-20160816; b=txUXrtSA9E5vHwn5IsPbNIFrEsFw4oeQFI60PfiDIcI2iXc4uQ9ayCX1lEczX1jMe2 kcjgR5kP3vMH1cN3cyBjfYyPAGHx4kRZh2VT6qc7aItj1rcLOon9Rgm247KCCSSu1HbY QktPc1NNI8tPUN8ksGFinEo2/MBQFhLIhhRwodwcYSFijj5a3aETqYH+VtYuEwtqbpdE A/GN1luVM70zAA0YLEhsmcaAz4LPiReDg5EQiW4dPmdHGzB8+5tb9LBdI+5HJvbsE97E W0ny71Vm8lfNuV943PkJUauV+gcqhxy4gB9ns9XnyCgukrCF8FclsvTdED853lIoRow2 hqTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=BUKsxxTEkOMz/iyeqhu4rtOjK6CA/Y0AHCkiHYRo7ag=; b=hs13vwFP44yXBTBz9quDwfefaN3fn7jpq/KUUTVISzTqKIgcC6N+8AOYgiGy9Nytj+ RTYi9ljgqLDC/34qNzKgNtc3UGb5BTyyjjOjYmOnPm3eNEp9sYBwtMEO3OqQKSmG2x8N 5UZlrnAYtYppx3mR+Bs7JacmP19yFT3Ve+aDSxC46PonJ2jWK4/9Y+TLhio2RsNy6iSA dPMRCpuZTDhL38bMfHsjdj1xjo5IoNdwmuvHfsjkVt+zPD7ELUhMfEH+mScqFihjrLac OtAXyILaXgCLjkZXU5Bqy7ZsYsaqUUv6oIGqdxCIkj8A/fD2gpa4AkSnRKFOL6GrBDQ6 FTQA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d197si15564640pga.110.2019.06.02.20.52.37; Sun, 02 Jun 2019 20:52:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726816AbfFCDv3 (ORCPT + 99 others); Sun, 2 Jun 2019 23:51:29 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:59978 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725872AbfFCDv0 (ORCPT ); Sun, 2 Jun 2019 23:51:26 -0400 X-UUID: 272faaeb3fc94f5f9dc3c300a4f79ecc-20190603 X-UUID: 272faaeb3fc94f5f9dc3c300a4f79ecc-20190603 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 424188288; Mon, 03 Jun 2019 11:51:19 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 3 Jun 2019 11:51:18 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 3 Jun 2019 11:51:17 +0800 From: Qii Wang To: CC: , , , , , , , , , , , Subject: [PATCH 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings Date: Mon, 3 Jun 2019 11:51:02 +0800 Message-ID: <1559533863-10292-2-git-send-email-qii.wang@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1559533863-10292-1-git-send-email-qii.wang@mediatek.com> References: <1559533863-10292-1-git-send-email-qii.wang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document MediaTek I3C master DT bindings. Signed-off-by: Qii Wang --- .../devicetree/bindings/i3c/mtk,i3c-master.txt | 50 ++++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt diff --git a/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt new file mode 100644 index 0000000..89ec380 --- /dev/null +++ b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt @@ -0,0 +1,50 @@ +Bindings for MediaTek I3C master block +===================================== + +Required properties: +-------------------- +- compatible: shall be "mediatek,i3c-master" +- reg: physical base address of the controller and apdma base, length of + memory mapped region. +- reg-names: should be "main" for controller and "dma" for apdma. +- interrupts: interrupt number to the cpu. +- clock-div: the fixed value for frequency divider of clock source in i3c + module. Each IC may be different. +- clocks: clock name from clock manager. +- clock-names: must include "main" and "dma". + +Mandatory properties defined by the generic binding (see +Documentation/devicetree/bindings/i3c/i3c.txt for more details): + +- #address-cells: shall be set to 3 +- #size-cells: shall be set to 0 + +Optional properties defined by the generic binding (see +Documentation/devicetree/bindings/i3c/i3c.txt for more details): + +- i2c-scl-hz +- i3c-scl-hz + +I3C device connected on the bus follow the generic description (see +Documentation/devicetree/bindings/i3c/i3c.txt for more details). + +Example: + + i3c0: i3c@1100d000 { + compatible = "mediatek,i3c-master"; + reg = <0x1100d000 0x100>, + <0x11000300 0x80>; + reg-names = "main", "dma"; + interrupts = ; + clock-div = <16>; + clocks = <&i3c0_ck>, <&ap_dma_ck>; + clock-names = "main", "dma"; + #address-cells = <1>; + #size-cells = <0>; + i2c-scl-hz = <100000>; + + nunchuk: nunchuk@52 { + compatible = "nintendo,nunchuk"; + reg = <0x52 0x80000010 0>; + }; + }; -- 1.7.9.5