Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp5191842ybi; Tue, 4 Jun 2019 02:49:35 -0700 (PDT) X-Google-Smtp-Source: APXvYqyHCyecFp53JeQTUVFn/SO5WwwkfV3dGCEKL7Mtsrw0R4z6t9geKjrNBq2Q47KvLKwnkq1U X-Received: by 2002:a17:902:b905:: with SMTP id bf5mr35580150plb.155.1559641775884; Tue, 04 Jun 2019 02:49:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559641775; cv=none; d=google.com; s=arc-20160816; b=WKYgAE25bzDmVmTSQx7Gh09Q4A+SVgQN5wP71eOhwqzWQrcgMtrj+t/bNZF7/Nyldb er1T7O644aZZNKwiXJvY+3Ba3it/ZrO+lwOBjdkW3UjAU+CY2WZUuX/sjpE2ZL5lIlbx USKb/y5AXGbj/UJMPcK1yzvf8JcLXYPySF2B98jY6TM1o6mg7ZwDvsRWUEejVaq7VVFC jZkZGKhSttSjnVr9EzeLr4wHPMAv/E9UcoWg9pRL6mcFUphoOeIE/Y+UaYJtjyIDD5qO ruLnRHYGjrJhtJizTzPtN7V76oldJNyoGuJPetlgpntYrvLjv5RIw6fd1RymkE98x5gs xCig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version; bh=5XPTNqqjq0cKeLg2WQP5dsFILZ4CV2fnYhuyAct1QUA=; b=j20Q+4eKIqjPTcrPCqIoKYhKHx8Ehf9HeyTbni3VQTkp+DDqiQ3pl+QVaiNwAItchd zTpc/Z023tTOUVtiPvcbgt7Fo18SA/0Puxj2dCrf6MQ6ZDVWrebhIGqO9oPSUaCieDGB KVVbbh0qG6UL8REGGtr1y8O8p/+cSyIkRtG/N66TUGfCvvJel5ZRFdeZmsf+gvyQpFRe ZBUoawpYBe9WO2daAvwEOrxOCmyVqrFAUy8y90GPyx63hhdiTDG2aw0ydgPiiqwDk7kU YQbAEv59iPnQXYCNQtprIuwYaxJDDUS/3MuEliPWK4xqvv309PR2J1qTgxPxJmnhZ0gX Tvhw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t17si20659941pgu.68.2019.06.04.02.49.18; Tue, 04 Jun 2019 02:49:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727083AbfFDJrt (ORCPT + 99 others); Tue, 4 Jun 2019 05:47:49 -0400 Received: from web2.default.djames.uk0.bigv.io ([213.138.101.246]:45110 "EHLO web2.default.djames.uk0.bigv.io" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726982AbfFDJrt (ORCPT ); Tue, 4 Jun 2019 05:47:49 -0400 X-Greylist: delayed 2689 seconds by postgrey-1.27 at vger.kernel.org; Tue, 04 Jun 2019 05:47:47 EDT Received: from mail-it1-f173.google.com ([209.85.166.173]) by web2.default.djames.uk0.bigv.io with esmtpsa (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.89) (envelope-from ) id 1hY5LM-00007b-49 for linux-kernel@vger.kernel.org; Tue, 04 Jun 2019 10:02:56 +0100 Received: by mail-it1-f173.google.com with SMTP id r135so34257ith.1 for ; Tue, 04 Jun 2019 02:02:56 -0700 (PDT) X-Gm-Message-State: APjAAAWXMNQUzcAnnJ7AsAqOVCBcAeNhqk032uH6tZuiX4yzZrEExTNe cL5LcUToStFdEaZnPCEf8YI96l3TWuZiYA5wS/s= X-Received: by 2002:a02:a493:: with SMTP id d19mr16646745jam.22.1559638974496; Tue, 04 Jun 2019 02:02:54 -0700 (PDT) MIME-Version: 1.0 References: <20190603174735.21002-1-codekipper@gmail.com> <20190603174735.21002-7-codekipper@gmail.com> <20190604075840.kquy3zcuckuzmvzr@flea> In-Reply-To: From: Christopher Obbard Date: Tue, 4 Jun 2019 10:02:59 +0100 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [linux-sunxi] Re: [PATCH v4 6/9] ASoC: sun4i-i2s: Add multi-lane functionality To: Code Kipper Cc: Maxime Ripard , Chen-Yu Tsai , linux-sunxi , linux-arm-kernel , Liam Girdwood , Mark Brown , linux-kernel , Linux-ALSA , "Andrea Venturi (pers)" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 4 Jun 2019 at 09:43, Code Kipper wrote: > > On Tue, 4 Jun 2019 at 09:58, Maxime Ripard wrote: > > > > On Mon, Jun 03, 2019 at 07:47:32PM +0200, codekipper@gmail.com wrote: > > > From: Marcus Cooper > > > > > > The i2s block supports multi-lane i2s output however this functionality > > > is only possible in earlier SoCs where the pins are exposed and for > > > the i2s block used for HDMI audio on the later SoCs. > > > > > > To enable this functionality, an optional property has been added to > > > the bindings. > > > > > > Signed-off-by: Marcus Cooper > > > > I'd like to have Mark's input on this, but I'm really worried about > > the interaction with the proper TDM support. > > > > Our fundamental issue is that the controller can have up to 8 > > channels, but either on 4 lines (instead of 1), or 8 channels on 1 > > (like proper TDM) (or any combination between the two, but that should > > be pretty rare). > > I understand...maybe the TDM needs to be extended to support this to consider > channel mapping and multiple transfer lines. I was thinking about the later when > someone was requesting support on IIRC a while ago, I thought masking might > of been a solution. These can wait as the only consumer at the moment is > LibreELEC and we can patch it there. Hi Marcus, FWIW, the TI McASP driver has support for TDM & (i think?) multiple transfer lines which are called serializers. Maybe this can help with inspiration? see https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/sound/soc/ti/davinci-mcasp.c sample DTS: &mcasp0 { #sound-dai-cells = <0>; status = "okay"; pinctrl-names = "default"; pinctrl-0 = <&mcasp0_pins>; op-mode = <0>; tdm-slots = <8>; serial-dir = < 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 >; tx-num-evt = <1>; rx-num-evt = <1>; }; Cheers! > Do you have any ideas Master? > CK > > > > You're trying to do the first one, and I'm trying to do the second one. > > > > There's a number of assumptions later on that will break the TDM case, > > see below for examples > > > > > --- > > > sound/soc/sunxi/sun4i-i2s.c | 44 ++++++++++++++++++++++++++++++++----- > > > 1 file changed, 39 insertions(+), 5 deletions(-) > > > > > > diff --git a/sound/soc/sunxi/sun4i-i2s.c b/sound/soc/sunxi/sun4i-i2s.c > > > index bca73b3c0d74..75217fb52bfa 100644 > > > --- a/sound/soc/sunxi/sun4i-i2s.c > > > +++ b/sound/soc/sunxi/sun4i-i2s.c > > > @@ -23,7 +23,7 @@ > > > > > > #define SUN4I_I2S_CTRL_REG 0x00 > > > #define SUN4I_I2S_CTRL_SDO_EN_MASK GENMASK(11, 8) > > > -#define SUN4I_I2S_CTRL_SDO_EN(sdo) BIT(8 + (sdo)) > > > +#define SUN4I_I2S_CTRL_SDO_EN(lines) (((1 << lines) - 1) << 8) > > > #define SUN4I_I2S_CTRL_MODE_MASK BIT(5) > > > #define SUN4I_I2S_CTRL_MODE_SLAVE (1 << 5) > > > #define SUN4I_I2S_CTRL_MODE_MASTER (0 << 5) > > > @@ -355,14 +355,23 @@ static int sun4i_i2s_hw_params(struct snd_pcm_substream *substream, > > > struct sun4i_i2s *i2s = snd_soc_dai_get_drvdata(dai); > > > int sr, wss, channels; > > > u32 width; > > > + int lines; > > > > > > channels = params_channels(params); > > > - if (channels != 2) { > > > + if ((channels > dai->driver->playback.channels_max) || > > > + (channels < dai->driver->playback.channels_min)) { > > > dev_err(dai->dev, "Unsupported number of channels: %d\n", > > > channels); > > > return -EINVAL; > > > } > > > > > > + lines = (channels + 1) / 2; > > > + > > > + /* Enable the required output lines */ > > > + regmap_update_bits(i2s->regmap, SUN4I_I2S_CTRL_REG, > > > + SUN4I_I2S_CTRL_SDO_EN_MASK, > > > + SUN4I_I2S_CTRL_SDO_EN(lines)); > > > + > > > > This has the assumption that each line will have 2 channels, which is wrong. > > > > > if (i2s->variant->is_h3_i2s_based) { > > > regmap_update_bits(i2s->regmap, SUN8I_I2S_CHAN_CFG_REG, > > > SUN8I_I2S_CHAN_CFG_TX_SLOT_NUM_MASK, > > > @@ -373,8 +382,19 @@ static int sun4i_i2s_hw_params(struct snd_pcm_substream *substream, > > > } > > > > > > /* Map the channels for playback and capture */ > > > - regmap_field_write(i2s->field_txchanmap, 0x76543210); > > > regmap_field_write(i2s->field_rxchanmap, 0x00003210); > > > + regmap_field_write(i2s->field_txchanmap, 0x10); > > > + if (i2s->variant->is_h3_i2s_based) { > > > + if (channels > 2) > > > + regmap_write(i2s->regmap, > > > + SUN8I_I2S_TX_CHAN_MAP_REG+4, 0x32); > > > + if (channels > 4) > > > + regmap_write(i2s->regmap, > > > + SUN8I_I2S_TX_CHAN_MAP_REG+8, 0x54); > > > + if (channels > 6) > > > + regmap_write(i2s->regmap, > > > + SUN8I_I2S_TX_CHAN_MAP_REG+12, 0x76); > > > + } > > > > And this creates a mapping matching that. > > > > > /* Configure the channels */ > > > regmap_field_write(i2s->field_txchansel, > > > @@ -1057,9 +1077,10 @@ static int sun4i_i2s_init_regmap_fields(struct device *dev, > > > static int sun4i_i2s_probe(struct platform_device *pdev) > > > { > > > struct sun4i_i2s *i2s; > > > + struct snd_soc_dai_driver *soc_dai; > > > struct resource *res; > > > void __iomem *regs; > > > - int irq, ret; > > > + int irq, ret, val; > > > > > > i2s = devm_kzalloc(&pdev->dev, sizeof(*i2s), GFP_KERNEL); > > > if (!i2s) > > > @@ -1126,6 +1147,19 @@ static int sun4i_i2s_probe(struct platform_device *pdev) > > > i2s->capture_dma_data.addr = res->start + SUN4I_I2S_FIFO_RX_REG; > > > i2s->capture_dma_data.maxburst = 8; > > > > > > + soc_dai = devm_kmemdup(&pdev->dev, &sun4i_i2s_dai, > > > + sizeof(*soc_dai), GFP_KERNEL); > > > + if (!soc_dai) { > > > + ret = -ENOMEM; > > > + goto err_pm_disable; > > > + } > > > + > > > + if (!of_property_read_u32(pdev->dev.of_node, > > > + "allwinner,playback-channels", &val)) { > > > + if (val >= 2 && val <= 8) > > > + soc_dai->playback.channels_max = val; > > > + } > > > + > > > > I'm not quite sure how this works. > > > > of_property_read_u32 will return 0, so you will enter in the > > condition. But what happens if the property is missing? > > > > Maxime > > > > -- > > Maxime Ripard, Bootlin > > Embedded Linux and Kernel engineering > > https://bootlin.com > > -- > You received this message because you are subscribed to the Google Groups "linux-sunxi" group. > To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe@googlegroups.com. > To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-sunxi/CAEKpxB%3DRdYF9eEvAJ%2BR7sT6OtdtBWjhMM1am%2BEhaN%3D9ZO9Gd2A%40mail.gmail.com. > For more options, visit https://groups.google.com/d/optout.