Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp5218017ybi; Tue, 4 Jun 2019 03:16:29 -0700 (PDT) X-Google-Smtp-Source: APXvYqwRImuloK9f/vIWlPv88E6HXtDD5h9//INgAcr0QcJJKwLsbLcKhNxOQLF8b6206EwTOGFl X-Received: by 2002:a17:90a:62c8:: with SMTP id k8mr27819349pjs.21.1559643389858; Tue, 04 Jun 2019 03:16:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559643389; cv=none; d=google.com; s=arc-20160816; b=A9Yaz6JcXICWby/XI8XCS8RwD57Hm3FhzXFYL/9v9KgL/VI/aKg9/RjAUA42KA2G6Y miRcYVxJKoeCVNH8F0qK5VZfmh84+0Rn9ae2Q3leoMoiCHDneqXwbQqLAcqEgB6ppc5s 9ehQhDg3cuX/QRreXcmePyHgCNjrHUHGChBWc5wGp8ztOPgzcX9Zj9gKiw/tiHUfPGqg FFSbiO9NXn9MVGRk1JZO7RB2InTJaWit6W7Loxv4HU0EseVB3hL+ru37e0+PD01VsMNg +FwDNoZpw/Ub8Kx2JT6Co9ks9jOMcAlZajjN9/gPMzfEtWO/hmkuBZGLdd08XT4OlOsw W8Iw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=N0CtAybMHNf6nCj+LggDU2kongJEp1YXdFF9QtL60i8=; b=V9COg4SwBeLlfvl4YlpzebXSyhBCjzhtvaZtx262+uWj/xKBKJqFbWtikI68QzhcRs lQOZvTpYRJ0JdvIBntaTVdRkfv6UojkFDc9kIdTzJmhNsukSwG6Zt+fhqomSE6VhU0fa wrNgAqw31X9t+q8YF6eJ8UrVgXsKvuU/bL+xhGr5q+FHnbe2dduMmdzUJBiEK5nBUPKB JvLvnwZe/ojj3RE4ocApRzeo5HRIHt9QhfdTYalJSkHwmavlF2AxcYUx4DKnIQ6uqCUo DN9YOkOtBKyHK1Z2jAO6cyD6lRRwKVwyloW3hJaOdVAIgOJwXXw3K/3ZYYv4PbYQ6+p1 YMAw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j68si26394093pfb.268.2019.06.04.03.16.12; Tue, 04 Jun 2019 03:16:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727501AbfFDKNT (ORCPT + 99 others); Tue, 4 Jun 2019 06:13:19 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:21251 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727107AbfFDKMN (ORCPT ); Tue, 4 Jun 2019 06:12:13 -0400 X-UUID: 62a2ad958e424d779cde763c8a056289-20190604 X-UUID: 62a2ad958e424d779cde763c8a056289-20190604 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1540687792; Tue, 04 Jun 2019 18:12:02 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 4 Jun 2019 18:12:01 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 4 Jun 2019 18:12:01 +0800 From: Stu Hsieh To: Mauro Carvalho Chehab , Rob Herring , CK Hu CC: Mark Rutland , Matthias Brugger , Stu Hsieh , , , , , , Subject: [PATCH v4 08/14] [media] mtk-mipicsi: enable/disable cmos for mt2712 Date: Tue, 4 Jun 2019 18:11:49 +0800 Message-ID: <1559643115-15124-9-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1559643115-15124-1-git-send-email-stu.hsieh@mediatek.com> References: <1559643115-15124-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch enable/disable cmos setting for mt2712 when streaming start/stop streaming. Signed-off-by: Stu Hsieh --- .../media/platform/mtk-mipicsi/mtk_mipicsi.c | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c index ea1edbc6401b..8bb40656bcb1 100644 --- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c +++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c @@ -88,9 +88,11 @@ #define CAMSV_MODULE_EN 0x10 #define CAMSV_FMT_SEL 0x14 #define CAMSV_INT_EN 0x18 +#define CAMSV_SW_CTL 0x20 #define CAMSV_CLK_EN 0x30 #define CAMSV_TG_SEN_MODE 0x500 +#define CAMSV_TG_VF_CON 0x504 #define CAMSV_TG_SEN_GRAB_PXL 0x508 #define CAMSV_TG_SEN_GRAB_LIN 0x50C #define CAMSV_TG_PATH_CFG 0x510 @@ -541,11 +543,41 @@ static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb) spin_unlock(&mipicsi->queue_lock); } +static void mtk_mipicsi_cmos_vf_enable(struct mtk_mipicsi_dev *mipicsi, + unsigned int max_camsv_num, + bool enable) +{ + void __iomem *base = NULL; + u32 mask = enable ? (u32)1 : ~(u32)1; + int i; + + for (i = 0; i < max_camsv_num; i++) + if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) { + if (enable) { + /*enable cmos_en and vf_en*/ + base = mipicsi->camsv[i]; + writel(readl(base + CAMSV_TG_SEN_MODE) | mask, + base + CAMSV_TG_SEN_MODE); + writel(readl(base + CAMSV_TG_VF_CON) | mask, + base + CAMSV_TG_VF_CON); + } else { + /*disable cmos_en and vf_en*/ + base = mipicsi->camsv[i]; + writel(readl(base + CAMSV_TG_SEN_MODE) & mask, + base + CAMSV_TG_SEN_MODE); + writel(readl(base + CAMSV_TG_VF_CON) & mask, + base + CAMSV_TG_VF_CON); + } + } +} + static int mtk_mipicsi_vb2_start_streaming(struct vb2_queue *vq, unsigned int count) { struct mtk_mipicsi_dev *mipicsi = vb2_get_drv_priv(vq); + mtk_mipicsi_cmos_vf_enable(mipicsi, mipicsi->camsv_num, true); + mipicsi->streamon = true; return 0; @@ -558,6 +590,8 @@ static void mtk_mipicsi_vb2_stop_streaming(struct vb2_queue *vq) struct mtk_mipicsi_buf *tmp = NULL; unsigned int index = 0; + mtk_mipicsi_cmos_vf_enable(mipicsi, mipicsi->camsv_num, false); + spin_lock(&mipicsi->queue_lock); while (list_empty(&(mipicsi->fb_list)) == 0) { list_for_each_entry_safe(buf, tmp, &(mipicsi->fb_list), queue) { -- 2.18.0