Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp5356399ybi; Tue, 4 Jun 2019 05:33:42 -0700 (PDT) X-Google-Smtp-Source: APXvYqzEXIbAP1ClXoKKrfLh45cLaee9id7bqz8LKS+bkU9F+c68/0vw8z3sYlagmnhre8EZGXil X-Received: by 2002:a17:902:694b:: with SMTP id k11mr22200276plt.307.1559651622464; Tue, 04 Jun 2019 05:33:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559651622; cv=none; d=google.com; s=arc-20160816; b=Mb6ey+NmGxDixztQExugOyzU2HIrV+6EZlF4/JA0Q9p7iWaQFlshL7QU+qzCdWMOm9 TXTfpQ0u3bfNhCQ2+zw4qGE9bI18VgAT4+e7AeHKVjPGakaoVK2jQg/1TKiOPwg/ecDt +wcA2ODDwAY5vNXA59Vo43/8rPTzzC8imYv06cGgFHK7Dj7o3ZaR9GDOSyX9hg9YNdUf J6vLDa3GgUS9Db0kbkqwSrpVy+rTjhERRdG3nNBFwhebzhCTKcJlkHVp/OJjJrCKPGAV s52Lx8BXDka8MC46h5MGTpEPaFRdjOV933ynrscvKV6cnOz/P23+f2IovkfT8cptQCH1 pmWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=lROok+AxrLrK2Nzf8bBrUbeGofvIsx19tTxHkl/AGLw=; b=ahfP1a+NozmZCG1T3BE/KeXy7YZInqcNsprnT02+ydFG9e/2uPeGBmJI7eTqBtRjiX BdwnUOBVknmFNcD2GfErTcWVMkbDbE5fZGu8WHsCmLCDJ64H+GmMziXEQYTnMAl8ifkf 1m/Kr2LgXOfv80waNMgg6PjcNvpBsSfzfhv/4DVQIuB8lI+MLgEe2DVDFR9ev8QMeWSA h5K064n2QHp03Sph/zIVNhmj3/r5vJut6aJxyT7fUeMQDZHB4fICPKpORoeq8XLUrh6b Es1XBsokmrR/Y5d8xD5c81y4h30RVKnKuo93Nycqv/4Bdc+mNUUG7VRwzYJh3HN/Se1P 4svg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a20si21806567pju.92.2019.06.04.05.33.24; Tue, 04 Jun 2019 05:33:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727855AbfFDMbf (ORCPT + 99 others); Tue, 4 Jun 2019 08:31:35 -0400 Received: from inva020.nxp.com ([92.121.34.13]:58656 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727834AbfFDMb3 (ORCPT ); Tue, 4 Jun 2019 08:31:29 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 35DF71A0F08; Tue, 4 Jun 2019 14:31:27 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 844D21A0F12; Tue, 4 Jun 2019 14:31:21 +0200 (CEST) Received: from localhost.localdomain (mega.ap.freescale.net [10.192.208.232]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 4C2E4402DD; Tue, 4 Jun 2019 20:31:14 +0800 (SGT) From: daniel.baluta@nxp.com To: shawnguo@kernel.org Cc: mark.rutland@arm.com, robh+dt@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, shengjiu.wang@nxp.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, m.felsch@pengutronix.de, Daniel Baluta Subject: [PATCH v4 2/2] arm64: dts: imx8mm-evk: Enable audio codec wm8524 Date: Tue, 4 Jun 2019 20:32:57 +0800 Message-Id: <20190604123257.2920-3-daniel.baluta@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190604123257.2920-1-daniel.baluta@nxp.com> References: <20190604123257.2920-1-daniel.baluta@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Daniel Baluta i.MX8MM has one wm8524 audio codec connected with SAI3 digital audio interface. This patch uses simple-card machine driver in order to enable wm8524 codec. We need to set: * SAI3 pinctrl configuration * codec reset gpio pinctrl configuration * clock hierarchy * codec node * simple-card configuration Signed-off-by: Daniel Baluta Reviewed-by: Fabio Estevam --- arch/arm64/boot/dts/freescale/imx8mm-evk.dts | 55 ++++++++++++++++++++ 1 file changed, 55 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dts b/arch/arm64/boot/dts/freescale/imx8mm-evk.dts index f8ff0a4b8961..7d2ec0326659 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dts @@ -37,6 +37,37 @@ gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; enable-active-high; }; + + wm8524: audio-codec { + #sound-dai-cells = <0>; + compatible = "wlf,wm8524"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_wlf>; + wlf,mute-gpios = <&gpio5 21 GPIO_ACTIVE_LOW>; + }; + + sound-wm8524 { + compatible = "simple-audio-card"; + simple-audio-card,name = "wm8524-audio"; + simple-audio-card,format = "i2s"; + simple-audio-card,frame-master = <&cpudai>; + simple-audio-card,bitclock-master = <&cpudai>; + simple-audio-card,widgets = + "Line", "Left Line Out Jack", + "Line", "Right Line Out Jack"; + simple-audio-card,routing = + "Left Line Out Jack", "LINEVOUTL", + "Right Line Out Jack", "LINEVOUTR"; + + cpudai: simple-audio-card,cpu { + sound-dai = <&sai3>; + }; + + simple-audio-card,codec { + sound-dai = <&wm8524>; + clocks = <&clk IMX8MM_CLK_SAI3_ROOT>; + }; + }; }; &A53_0 { @@ -65,6 +96,15 @@ }; }; +&sai3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_sai3>; + assigned-clocks = <&clk IMX8MM_CLK_SAI3>; + assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>; + assigned-clock-rates = <24576000>; + status = "okay"; +}; + &uart2 { /* console */ pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart2>; @@ -242,6 +282,12 @@ >; }; + pinctrl_gpio_wlf: gpiowlfgrp { + fsl,pins = < + MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21 0xd6 + >; + }; + pinctrl_i2c1: i2c1grp { fsl,pins = < MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3 @@ -261,6 +307,15 @@ >; }; + pinctrl_sai3: sai3grp { + fsl,pins = < + MX8MM_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC 0xd6 + MX8MM_IOMUXC_SAI3_TXC_SAI3_TX_BCLK 0xd6 + MX8MM_IOMUXC_SAI3_MCLK_SAI3_MCLK 0xd6 + MX8MM_IOMUXC_SAI3_TXD_SAI3_TX_DATA0 0xd6 + >; + }; + pinctrl_uart2: uart2grp { fsl,pins = < MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x140 -- 2.17.1