Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp7852411ybi; Thu, 6 Jun 2019 02:33:54 -0700 (PDT) X-Google-Smtp-Source: APXvYqy9DEVmtm8Bi6CapJxcOKkksNPcGu5RDHYn7HMPqrLVfCelI/OsY9fWx+1Pip9sWxEwKMDR X-Received: by 2002:a17:902:7897:: with SMTP id q23mr48925629pll.21.1559813634484; Thu, 06 Jun 2019 02:33:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559813634; cv=none; d=google.com; s=arc-20160816; b=dfahrOL89/ipDNcuHJrwgsXEykicC9Bjii8ku/5/iH6R+vVJkMXnpt3BSJAnti2WKe TtUERjaWxA5peymRWqczj/WrL4n+o3JZc11NzJPtwbp9ZrSIrT0fP/z26NSG2zJ1+1+X N67MxPU8/CQj6vXQkf0WEg59uv/jHVj00X3ijWX24YpKuXKNdyt7ORih63lE7xTkeZuV uzBzP5YO1lRky1BHawVEeYLGgyk2G9O5+ISg80RDOGWxXV01pVbf82fUNR+QrzvNymN1 lQfpqrqMJizjRjEIA6raKfudRKu0DudxQp0A/cooN7AwPsNoYpGzNaWOM1nZ+6ejlx3w XeiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=g6Xcn7TjiPKakFnK+nvB2n/QuFUiwZpw+Pdwcmc0Thg=; b=AgJUdDidL6ncZVYdixuc/+T08kxbLsO1HhwbL9yqaZRUyrtXnlxMitbwbrPxX1ipId 6SyGLGRVLnDtto4fYb7sKWCjcpZkRr03G9e5kbS/y12dO1H3T13MwjOl5CzpMoreC+zr dyTtrKmKla3cDRCCJ2C1CTdNEjru3y9uhlDt9fTIBcwv2HPKzlZy/3X5N0pTHx0z5yL4 boXXREPE8k27gpTe37e1GO6lnuSHKXJE+BHzqVMG6TlVqwNMVRHrn6Qgu52+GXG2/BkV Z4hIZv+YDRC8SgTb021roIdLFrA/iKGTbL2JibMGeF6SojGfxpWD5xrmZN6w7v3s722H 9RWQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t3si1662291pgq.254.2019.06.06.02.33.37; Thu, 06 Jun 2019 02:33:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727915AbfFFJcP (ORCPT + 99 others); Thu, 6 Jun 2019 05:32:15 -0400 Received: from foss.arm.com ([217.140.101.70]:43614 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727545AbfFFJcL (ORCPT ); Thu, 6 Jun 2019 05:32:11 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A89ED15BF; Thu, 6 Jun 2019 02:32:11 -0700 (PDT) Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 8B2983F690; Thu, 6 Jun 2019 02:32:09 -0700 (PDT) From: Julien Thierry To: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, rostedt@goodmis.org, marc.zyngier@arm.com, yuzenghui@huawei.com, wanghaibin.wang@huawei.com, james.morse@arm.com, will.deacon@arm.com, catalin.marinas@arm.com, mark.rutland@arm.com, liwei391@huawei.com, Julien Thierry Subject: [PATCH v3 3/8] arm64: irqflags: Add condition flags to inline asm clobber list Date: Thu, 6 Jun 2019 10:31:52 +0100 Message-Id: <1559813517-41540-4-git-send-email-julien.thierry@arm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1559813517-41540-1-git-send-email-julien.thierry@arm.com> References: <1559813517-41540-1-git-send-email-julien.thierry@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some of the inline assembly instruction use the condition flags and need to include "cc" in the clobber list. Fixes: commit 4a503217ce37 ("arm64: irqflags: Use ICC_PMR_EL1 for interrupt masking") Suggested-by: Marc Zyngier Signed-off-by: Julien Thierry Cc: Catalin Marinas Cc: Will Deacon --- arch/arm64/include/asm/irqflags.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/include/asm/irqflags.h b/arch/arm64/include/asm/irqflags.h index 9c93152..fbe1aba 100644 --- a/arch/arm64/include/asm/irqflags.h +++ b/arch/arm64/include/asm/irqflags.h @@ -92,7 +92,7 @@ static inline unsigned long arch_local_save_flags(void) ARM64_HAS_IRQ_PRIO_MASKING) : "=&r" (flags), "+r" (daif_bits) : "r" ((unsigned long) GIC_PRIO_IRQOFF) - : "memory"); + : "cc", "memory"); return flags; } @@ -136,7 +136,7 @@ static inline int arch_irqs_disabled_flags(unsigned long flags) ARM64_HAS_IRQ_PRIO_MASKING) : "=&r" (res) : "r" ((int) flags) - : "memory"); + : "cc", "memory"); return res; } -- 1.9.1