Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp8143264ybi; Thu, 6 Jun 2019 07:24:46 -0700 (PDT) X-Google-Smtp-Source: APXvYqzG86729SurssZkBJxGIknVJK78vt+CLmvhWPuovQTzSNPHn2/FA1977nH1IzNrPqDzcOxL X-Received: by 2002:a17:90a:8e86:: with SMTP id f6mr171163pjo.66.1559831086527; Thu, 06 Jun 2019 07:24:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559831086; cv=none; d=google.com; s=arc-20160816; b=RTHwlafGbAdjSEZQ2qOObBLFxUF5xaMy48QasC41AbGXHXowuSiCcbSmdctswMxVt7 6HTyPCiPu8Gex2YFd4LuUxsM1Mskpg2koeAPzpRXCQ4yCnKh5JZfDVq6obeCsPgmYV/c gba0VQSzbUmFo4cVBDXJToBeO5U7kmT7DqdFV5mUj4OoX7zqfhzQD/x7gfnf5vGROBvR qmre4tHGzougzO+VxcCf5GwJxrTqSAk3Zi43+n7z/Fvb1l/0cwgZ+agxmKqVtSZ5zG4P BdD/zFeksFhH7+IjO9T8RX5OOaYY+TVkF03463012SdB4ruAS9QUqIR6WxGINivgSq0h Ue0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=rNvPRdmA0UOfCZh5wBat0OPmvOBERJoG2l5DdDn31Zg=; b=ARk/GFkmYfZShk6udBn4Dm3QMQAZ0zp+QQ+GXoSLt13Ho6waDvhqeOhBBDRqiVvDab xy0iVaAC1mK8c6eOcnWexm4urFv4S2tNmbtCe7x70s2IRkObvKuu4d1qdP4EbuBlIepT dDDPXseMgh+aj4UY1aXI+S72ebbQc3r2kjQ8G9OENPJH6XhoK0CMOp4FB5G3EXaEI7LQ 3NkXMK+LBj//sFT8J2rfHFgnsCNwdmCDuE+SUG4Hna/UasO1FbiKq+jZzCa4cToFxgJA lSf/uaczvQe1qNKBq6CmOMkJlENrMzMHUAGWQ2qsRSF/hjrI3fnHhFt3iPxXFRhQdPcm I5+A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f4si2327056pgo.216.2019.06.06.07.24.29; Thu, 06 Jun 2019 07:24:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728989AbfFFOWS (ORCPT + 99 others); Thu, 6 Jun 2019 10:22:18 -0400 Received: from relay7-d.mail.gandi.net ([217.70.183.200]:50225 "EHLO relay7-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728960AbfFFOWQ (ORCPT ); Thu, 6 Jun 2019 10:22:16 -0400 X-Originating-IP: 2.224.242.101 Received: from uno.lan (2-224-242-101.ip172.fastwebnet.it [2.224.242.101]) (Authenticated sender: jacopo@jmondi.org) by relay7-d.mail.gandi.net (Postfix) with ESMTPSA id C092D20007; Thu, 6 Jun 2019 14:22:12 +0000 (UTC) From: Jacopo Mondi To: laurent.pinchart@ideasonboard.com, kieran.bingham+renesas@ideasonboard.com, airlied@linux.ie, daniel@ffwll.ch Cc: Jacopo Mondi , koji.matsuoka.xm@renesas.com, muroya@ksk.co.jp, VenkataRajesh.Kalakodima@in.bosch.com, Harsha.ManjulaMallikarjun@in.bosch.com, linux-renesas-soc@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH 15/20] drm: rcar-du: Claim CMM support for Gen3 SoCs Date: Thu, 6 Jun 2019 16:22:15 +0200 Message-Id: <20190606142220.1392-16-jacopo+renesas@jmondi.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190606142220.1392-1-jacopo+renesas@jmondi.org> References: <20190606142220.1392-1-jacopo+renesas@jmondi.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add CMM to the list of supported features for Gen3 SoCs that provide it: - R8A7795 - R8A7796 - R8A77965 - R8A7799x Leave R8A77970 out as V3M and V3H are the only Gen3 SoCs that do not support CMM. Signed-off-by: Jacopo Mondi --- drivers/gpu/drm/rcar-du/rcar_du_drv.c | 12 ++++++++---- drivers/gpu/drm/rcar-du/rcar_du_drv.h | 1 + 2 files changed, 9 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/rcar-du/rcar_du_drv.c b/drivers/gpu/drm/rcar-du/rcar_du_drv.c index 75ab17af13a9..1e69cfa11798 100644 --- a/drivers/gpu/drm/rcar-du/rcar_du_drv.c +++ b/drivers/gpu/drm/rcar-du/rcar_du_drv.c @@ -247,7 +247,8 @@ static const struct rcar_du_device_info rcar_du_r8a7795_info = { .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED - | RCAR_DU_FEATURE_TVM_SYNC, + | RCAR_DU_FEATURE_TVM_SYNC + | RCAR_DU_FEATURE_CMM, .channels_mask = BIT(3) | BIT(2) | BIT(1) | BIT(0), .routes = { /* @@ -280,7 +281,8 @@ static const struct rcar_du_device_info rcar_du_r8a7796_info = { .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED - | RCAR_DU_FEATURE_TVM_SYNC, + | RCAR_DU_FEATURE_TVM_SYNC + | RCAR_DU_FEATURE_CMM, .channels_mask = BIT(2) | BIT(1) | BIT(0), .routes = { /* @@ -309,7 +311,8 @@ static const struct rcar_du_device_info rcar_du_r8a77965_info = { .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED - | RCAR_DU_FEATURE_TVM_SYNC, + | RCAR_DU_FEATURE_TVM_SYNC + | RCAR_DU_FEATURE_CMM, .channels_mask = BIT(3) | BIT(1) | BIT(0), .routes = { /* @@ -357,7 +360,8 @@ static const struct rcar_du_device_info rcar_du_r8a77970_info = { static const struct rcar_du_device_info rcar_du_r8a7799x_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ_CLOCK - | RCAR_DU_FEATURE_VSP1_SOURCE, + | RCAR_DU_FEATURE_VSP1_SOURCE + | RCAR_DU_FEATURE_CMM, .channels_mask = BIT(1) | BIT(0), .routes = { /* diff --git a/drivers/gpu/drm/rcar-du/rcar_du_drv.h b/drivers/gpu/drm/rcar-du/rcar_du_drv.h index 1327cd0df90a..a00dccc447aa 100644 --- a/drivers/gpu/drm/rcar-du/rcar_du_drv.h +++ b/drivers/gpu/drm/rcar-du/rcar_du_drv.h @@ -28,6 +28,7 @@ struct rcar_du_encoder; #define RCAR_DU_FEATURE_VSP1_SOURCE BIT(1) /* Has inputs from VSP1 */ #define RCAR_DU_FEATURE_INTERLACED BIT(2) /* HW supports interlaced */ #define RCAR_DU_FEATURE_TVM_SYNC BIT(3) /* Has TV switch/sync modes */ +#define RCAR_DU_FEATURE_CMM BIT(4) /* Has CMM */ #define RCAR_DU_QUIRK_ALIGN_128B BIT(0) /* Align pitches to 128 bytes */ -- 2.21.0