Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp3581983ybi; Mon, 10 Jun 2019 12:46:38 -0700 (PDT) X-Google-Smtp-Source: APXvYqyAfDgKs7NWAChekRDzyE4xK14SDDgi3XzSh7CO5/ODb9F3QssjhZUMw6uMzIJEPsbTQeRa X-Received: by 2002:a17:902:7e0e:: with SMTP id b14mr47202756plm.257.1560195997941; Mon, 10 Jun 2019 12:46:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560195997; cv=none; d=google.com; s=arc-20160816; b=aPP9xGx6+WqEQlcYNd7/sIAvRFTf/tsBrzhTPxikn58LVvgVYuxFyqqzbbqDyJkdqC 5MuCypYtLNic34ZrEJ+11cluc5hUwyESKa1yFDQlOZnZ0Mq4AiOSeAIxfWYpyIqXR1Ap 9g1kXwMCiJ+Q23rAYVf9FgjLDYDywKc+7eBadthwtWUZsUUxiJ+iW5z4YDsdB7TcNdzF JTZnChpBUqqnuHiGPl5cUSi2Yj4HXMO+VUmvicvKukdTlnCWaCWkt5j0EECe7CSQPIBC /P1A8Azvme5SOo+24Z0JSOO5/uHjhISHvPfExZfEnaG5z48AIPZPBP8bLcqnun5wEh2A N9bQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=wtwmfVjo6sqmcTv2XiIOpR0ULvdXqV88MnBl7t0X4IE=; b=aTJ9Oumad8Da9ysBB/zrAgbcHJZakpkp0AWAmpZOOLhjqr9yX+PVskxSZfbhaeGwiX RXxgGQOinhGKEaL8nARHZl1e3vkiNagPDs08h8k5rcr/pLLVi+Mi2i2CRrLN8CBunAqO rlqGnyQRv6YdSsw7j2xZ5PBIu2W182FEE60uKWzrIEZ1thu+wDTMoqOfzmDVE0OtMl2C xXl/I4r1s7fTjiZklLjdWXzPAEMV88guB4hmIz7A/oGBGTw+xL0rXWbKHlKAi3cfb3u7 I7GEmcovO3IHoE1t4KsbDngKnhkZ9MDyMIADNkv1GyJ1WOxYv5yqEppwD92fZM+j8NqG x2lg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l8si263673pjq.56.2019.06.10.12.46.22; Mon, 10 Jun 2019 12:46:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389193AbfFJTqS (ORCPT + 99 others); Mon, 10 Jun 2019 15:46:18 -0400 Received: from mga04.intel.com ([192.55.52.120]:34046 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388901AbfFJTqS (ORCPT ); Mon, 10 Jun 2019 15:46:18 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 10 Jun 2019 12:46:17 -0700 X-ExtLoop1: 1 Received: from yyu32-desk1.sc.intel.com ([143.183.136.147]) by orsmga002.jf.intel.com with ESMTP; 10 Jun 2019 12:46:15 -0700 Message-ID: <5aa98999b1343f34828414b74261201886ec4591.camel@intel.com> Subject: Re: [PATCH v7 03/14] x86/cet/ibt: Add IBT legacy code bitmap setup function From: Yu-cheng Yu To: Dave Hansen , Andy Lutomirski Cc: Peter Zijlstra , x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue , Dave Martin Date: Mon, 10 Jun 2019 12:38:09 -0700 In-Reply-To: <3f19582d-78b1-5849-ffd0-53e8ca747c0d@intel.com> References: <20190606200926.4029-1-yu-cheng.yu@intel.com> <20190606200926.4029-4-yu-cheng.yu@intel.com> <20190607080832.GT3419@hirez.programming.kicks-ass.net> <20190607174336.GM3436@hirez.programming.kicks-ass.net> <34E0D316-552A-401C-ABAA-5584B5BC98C5@amacapital.net> <7e0b97bf1fbe6ff20653a8e4e147c6285cc5552d.camel@intel.com> <25281DB3-FCE4-40C2-BADB-B3B05C5F8DD3@amacapital.net> <3f19582d-78b1-5849-ffd0-53e8ca747c0d@intel.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.1-2 Mime-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2019-06-10 at 11:02 -0700, Dave Hansen wrote: > On 6/10/19 8:22 AM, Yu-cheng Yu wrote: > > > How does glibc know the linear address space size? We don’t want LA64 to > > > break old binaries because the address calculation changed. > > > > When an application starts, its highest stack address is determined. > > It uses that as the maximum the bitmap needs to cover. > > Huh, I didn't think we ran code from the stack. ;) > > Especially given the way that we implemented the new 5-level-paging > address space, I don't think that expecting code to be below the stack > is a good universal expectation. Yes, you make a good point. However, allowing the application manage the bitmap is the most efficient and flexible. If the loader finds a legacy lib is beyond the bitmap can cover, it can deal with the problem by moving the lib to a lower address; or re-allocate the bitmap. If the loader cannot allocate a big bitmap to cover all 5-level address space (the bitmap will be large), it can put all legacy lib's at lower address. We cannot do these easily in the kernel. Yu-cheng