Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp3649421ybi; Mon, 10 Jun 2019 14:07:50 -0700 (PDT) X-Google-Smtp-Source: APXvYqwtuBKKMHZRq1oasXP5Gwbyh5HrfPrh9ySKNwH4ZzcdcNqAuv4DBQ8l7wdVWZsd4LOVn50x X-Received: by 2002:a17:90a:376f:: with SMTP id u102mr4158134pjb.5.1560200870448; Mon, 10 Jun 2019 14:07:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560200870; cv=none; d=google.com; s=arc-20160816; b=BwMDNKD/BCKFkp/O0ynNWQdjEF9nQnpI4vrB0FYoIfqHRsZ8KS1VEb+uEka4x03bJK V2ckpCZVR/6dqsangSBK9k3y8LGKSTJmWEg6nPaKoHE8Fricy8BA1r56SN01/gSk2cPl cQ28HtuiwmtXqqlfxt+6Di5QIFbHJkcbHgDUakst7u5Q1A48czuf1TFYxmRWDZOhWkPm v+uVJRMlpagUVJnNdhv4JnNjhIHPQRgxE13Yw7x5xNbJaQC4STALnXIm7iLMBDiVqMPV S5BhLQCSbm6ckaPfziA6l0U66ZTknYv8i2ndESiMezTpMK/75bkmGw9sfmQ2GDwYu4Py 2giA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=0g11nzS+c3R6mgDXma2Z3wFsZfJv5siuRUS81jrQFQ0=; b=SB23voswPvMbEa4rcxLjYGpSaEDXSx6NzeguG3CuvSlfdELlm1+4oNDSTfPfdshAcd uklEuxzEhL5UneB9tmhIRzE/pc0YXLPBD2MTF4H/762riBOv5yo7lnZLclhFnVc8lvrc uucU8nS+Nr6EN2K5fe6G/uPxR90RetchoaldG/fZ8g0Cz2akO/APArMawTVoX+RQzApQ kMLrcX9dVWCy60a2VMFlXIGzngVIeIKmZhVxfIZBqnHbuX7WIfMsIfQURD/fxwpVujLl UIP2Sdl7nL7Xfb95Ii3WH5mEx+EVpddseqTqAQlywrKfXXOFsVhaPeGLNo9kkiih24xu A6CA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z4si11514656pfz.30.2019.06.10.14.07.34; Mon, 10 Jun 2019 14:07:50 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389799AbfFJVGL (ORCPT + 99 others); Mon, 10 Jun 2019 17:06:11 -0400 Received: from mga04.intel.com ([192.55.52.120]:38294 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388342AbfFJVGK (ORCPT ); Mon, 10 Jun 2019 17:06:10 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 10 Jun 2019 14:06:10 -0700 X-ExtLoop1: 1 Received: from yyu32-desk1.sc.intel.com ([143.183.136.147]) by orsmga002.jf.intel.com with ESMTP; 10 Jun 2019 14:06:08 -0700 Message-ID: <328275c9b43c06809c9937c83d25126a6e3efcbd.camel@intel.com> Subject: Re: [PATCH v7 03/14] x86/cet/ibt: Add IBT legacy code bitmap setup function From: Yu-cheng Yu To: Dave Hansen , Andy Lutomirski Cc: Peter Zijlstra , x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue , Dave Martin Date: Mon, 10 Jun 2019 13:58:01 -0700 In-Reply-To: References: <20190606200926.4029-1-yu-cheng.yu@intel.com> <20190606200926.4029-4-yu-cheng.yu@intel.com> <20190607080832.GT3419@hirez.programming.kicks-ass.net> <20190607174336.GM3436@hirez.programming.kicks-ass.net> <34E0D316-552A-401C-ABAA-5584B5BC98C5@amacapital.net> <7e0b97bf1fbe6ff20653a8e4e147c6285cc5552d.camel@intel.com> <25281DB3-FCE4-40C2-BADB-B3B05C5F8DD3@amacapital.net> <3f19582d-78b1-5849-ffd0-53e8ca747c0d@intel.com> <5aa98999b1343f34828414b74261201886ec4591.camel@intel.com> <0665416d-9999-b394-df17-f2a5e1408130@intel.com> <5c8727dde9653402eea97bfdd030c479d1e8dd99.camel@intel.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.1-2 Mime-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2019-06-10 at 13:43 -0700, Dave Hansen wrote: > On 6/10/19 1:27 PM, Yu-cheng Yu wrote: > > > > If the loader cannot allocate a big bitmap to cover all 5-level > > > > address space (the bitmap will be large), it can put all legacy lib's > > > > at lower address. We cannot do these easily in the kernel. > > > > > > This is actually an argument to do it in the kernel. The kernel can > > > always allocate the virtual space however it wants, no matter how large. > > > If we hide the bitmap behind a kernel API then we can put it at high > > > 5-level user addresses because we also don't have to worry about the > > > high bits confusing userspace. > > > > We actually tried this. The kernel needs to reserve the bitmap space in the > > beginning for every CET-enabled app, regardless of actual needs. > > I don't think this is a problem. In fact, I think reserving the space > is actually the only sane behavior. If you don't reserve it, you > fundamentally limit where future legacy instructions can go. > > One idea is that we always size the bitmap for the 48-bit addressing > systems. Legacy code probably doesn't _need_ to go in the new address > space, and if we do this we don't have to worry about the gigantic > 57-bit address space bitmap. > > > On each memory request, the kernel then must consider a percentage of > > allocated space in its calculation, and on systems with less memory > > this quickly becomes a problem. > > I'm not sure what you're referring to here? Are you referring to our > overcommit limits? Yes.