Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp5461282ybi; Wed, 12 Jun 2019 02:56:38 -0700 (PDT) X-Google-Smtp-Source: APXvYqyKkUbGRapJbD0VsSnFEasDBOm37pm/Tg6N6gwvDjPmv9NHlz6qwrzoxle4bHX3kojwRGnD X-Received: by 2002:a17:902:306:: with SMTP id 6mr81899423pld.148.1560333398543; Wed, 12 Jun 2019 02:56:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560333398; cv=none; d=google.com; s=arc-20160816; b=LrG7BQ9VckBVhiuVcdEbZMi0VQZeczdunavKi/SzxzroaQrIcMalxeezY4Snm6seHY 26R41Hg/K8EtL85y25JnaRxKuCyoys+JDzSXPTU/uSXSvYsb9XYSNbvDP3LukoH19QP6 ASyfv0mCHIxpD7bAgMwd2g8qdCN+/kL8j2YHQi9JFt7MsKZGFVVNXqlk6/pebrtHAqEw p5HYUdMWLQS8Dp1G4Ic3NQgWTPWkFL2FxAcYgNb4s4z6+ffiLNXalA0iyebPcYSfvB7m XfpH68wp1WbDDHdU/QzFGY788nb5IjBzAX90HOnePfjxNEgLQuMN80HERqdRQYIjg7oy pcKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=Drcf72n78Q928nH1MLcAR5hqam1iC4xjhDLdUwCXgBE=; b=pzhBdPm47KyL8RpvhSopbujbCJlzrtqHIKvIxo0P2G9Gs8RUKwdeT+ayEdXBwVH01c 0SJ2xKk3UTu7+BDT7j3Y8Qpeh8BKcw0lEf48hQM1NybmNh0jW1JpeGuttH8fBfyn5IXe AbqO1JWHb760rDwFSnHfZA/lrbCB+uVlWRcbTXe5s2zke2WZalxqEHgbZ5s0SZ+N64Vx GtN5fu0R4595XauFujtLvQlCgK7kOUUdZoNsmeJVV+bfju3bcE7RvKuu0P2n5w+tyRS1 HqHxgZcfJSzbhyLm1yEaqx3j0ABhPlv9bJepS7t5SElUAQ8fAQE+gmfv8LKdNsrTIsKf nhwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=l1LVIJp5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q4si16545793pfg.286.2019.06.12.02.56.22; Wed, 12 Jun 2019 02:56:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=l1LVIJp5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2437840AbfFLJyq (ORCPT + 99 others); Wed, 12 Jun 2019 05:54:46 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:16101 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2437696AbfFLJyq (ORCPT ); Wed, 12 Jun 2019 05:54:46 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 12 Jun 2019 02:54:46 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 12 Jun 2019 02:54:45 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 12 Jun 2019 02:54:45 -0700 Received: from HQMAIL110.nvidia.com (172.18.146.15) by HQMAIL106.nvidia.com (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 12 Jun 2019 09:54:42 +0000 Received: from HQMAIL105.nvidia.com (172.20.187.12) by hqmail110.nvidia.com (172.18.146.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 12 Jun 2019 09:54:42 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 12 Jun 2019 09:54:42 +0000 Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 12 Jun 2019 02:54:41 -0700 From: Vidya Sagar To: , , , , , , , , , , CC: , , , , , , , , , , Subject: [PATCH V10 05/15] PCI: dwc: Add ext config space capability search API Date: Wed, 12 Jun 2019 15:23:29 +0530 Message-ID: <20190612095339.20118-6-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190612095339.20118-1-vidyas@nvidia.com> References: <20190612095339.20118-1-vidyas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1560333286; bh=Drcf72n78Q928nH1MLcAR5hqam1iC4xjhDLdUwCXgBE=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=l1LVIJp5sZD7FJvC2i5V0Q6T/Ks5pEPSZRTIYheiaTA8I8tmd44vjwXauLw50p7e2 aIWK0TCVrs2zhFQlBZFIRdKi2/FCxArI2VYnPPjQSpbgatbttJdsV3bq1ZMpy9yuT4 pfS0i+tbGzldo0Pwxx/QKnBgdrdT25+9sHNvPK/ujcBgLJoVK/U+0oVnWfmUj3hKlY M66OXMJLC2izsAOqM/UrOz5u7x46q0s0WY2Krped5+UDXA4EseNVkee9TtQIjxx9bc F4BTkDbjb5EnuB7GCvP+NOK40mI+d4ltndBaiE1xCudu3BdHd7r9FYJMXZPmXSIhrI i4gX+gFYgq5Zg== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add extended configuration space capability search API using struct dw_pcie * pointer Signed-off-by: Vidya Sagar Acked-by: Gustavo Pimentel Acked-by: Thierry Reding --- Changes since [v9]: * None Changes since [v8]: * Added Acked-by from Thierry Changes since [v7]: * Changed data types of return and arguments to be inline with data being returned and passed. Changes since [v6]: * None Changes since [v5]: * None Changes since [v4]: * None Changes since [v3]: * None Changes since [v2]: * None Changes since [v1]: * This is a new patch in v2 series drivers/pci/controller/dwc/pcie-designware.c | 41 ++++++++++++++++++++ drivers/pci/controller/dwc/pcie-designware.h | 1 + 2 files changed, 42 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c index 38d76bd63b8f..d8be6c3339fa 100644 --- a/drivers/pci/controller/dwc/pcie-designware.c +++ b/drivers/pci/controller/dwc/pcie-designware.c @@ -53,6 +53,47 @@ u8 dw_pcie_find_capability(struct dw_pcie *pci, u8 cap) } EXPORT_SYMBOL_GPL(dw_pcie_find_capability); +static u16 dw_pcie_find_next_ext_capability(struct dw_pcie *pci, u16 start, + u8 cap) +{ + u32 header; + int ttl; + int pos = PCI_CFG_SPACE_SIZE; + + /* minimum 8 bytes per capability */ + ttl = (PCI_CFG_SPACE_EXP_SIZE - PCI_CFG_SPACE_SIZE) / 8; + + if (start) + pos = start; + + header = dw_pcie_readl_dbi(pci, pos); + /* + * If we have no capabilities, this is indicated by cap ID, + * cap version and next pointer all being 0. + */ + if (header == 0) + return 0; + + while (ttl-- > 0) { + if (PCI_EXT_CAP_ID(header) == cap && pos != start) + return pos; + + pos = PCI_EXT_CAP_NEXT(header); + if (pos < PCI_CFG_SPACE_SIZE) + break; + + header = dw_pcie_readl_dbi(pci, pos); + } + + return 0; +} + +u16 dw_pcie_find_ext_capability(struct dw_pcie *pci, u8 cap) +{ + return dw_pcie_find_next_ext_capability(pci, 0, cap); +} +EXPORT_SYMBOL_GPL(dw_pcie_find_ext_capability); + int dw_pcie_read(void __iomem *addr, int size, u32 *val) { if (!IS_ALIGNED((uintptr_t)addr, size)) { diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h index 6cb978132469..45cd7c88d28a 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -252,6 +252,7 @@ struct dw_pcie { container_of((endpoint), struct dw_pcie, ep) u8 dw_pcie_find_capability(struct dw_pcie *pci, u8 cap); +u16 dw_pcie_find_ext_capability(struct dw_pcie *pci, u8 cap); int dw_pcie_read(void __iomem *addr, int size, u32 *val); int dw_pcie_write(void __iomem *addr, int size, u32 val); -- 2.17.1