Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp5461308ybi;
        Wed, 12 Jun 2019 02:56:40 -0700 (PDT)
X-Google-Smtp-Source: APXvYqxmD4vU8fVijhRJvLv5jVqJFCedcppT+bSO+DBIx9sPV6dnU+W3eAAXwTLAL8W1ZTuKtHBS
X-Received: by 2002:a62:6844:: with SMTP id d65mr86074377pfc.175.1560333400812;
        Wed, 12 Jun 2019 02:56:40 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1560333400; cv=none;
        d=google.com; s=arc-20160816;
        b=KwKbPDRRqoaEdBrT9l9+FZIXgIkHtLcsX+WkYmxuPrtWma8MnbdLp5u96wJ3jqEYnS
         SnTxPQ/dwS51iG5JkSnY9iexCKPcVu+6V2X8HtERB47QA4WGVDGaGeqLyJ+DXtRsn0tj
         2uk3UT7mVM4dZ16nfWbPr3mWYtnqRqh0nT6JgwdgXPmyH/CORfTKsj5S4DjIVFAB8Pzu
         HYq3+h74h5J+hiGoN1lG00L0zatbiMYOHHTqMNGjuO+bHVI1Q6KW7D+SkR8xjmXu1MM2
         Ale3YgV1UOkZ7BaOd1r2QhRu5AqMEQtv96crIYets9EeOOI7YHwg1CBLNCarqlpu4eIK
         T3Cw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=AsF6BAFPmRZwfs8Rt0IjkhfLZO/zzBUscM9Yz55Dj3g=;
        b=H4WSBDOnWh8PT0V11vJt2BzkQK9j4CG8OIlvnlKM3VFi/SVVYqx2QSdON7vdC1vKoB
         /pZepZ4J8i/BkOWuefpHixnw3SKpHZbAu+92SA9GG8L53VtrH3ArQdx2r3VfQU7BC+aO
         sre79nvE+sdtHNCzXuDcVVEfuIjNX/IWRsbax4dwZcrCKg2Sz/pe0IxwFywazuBUQCPu
         htmJVHXoF+luMiRIBoINQujHr3Xz3oWVfxQ7QjtUtj5wgyFtB8ToieMIL+Sz+7aZ5n0t
         qTtHdwGz0oXUx7Dk0fN+Mkd60p5+hzbO48i7PbB+VgH6qBaXC2Zz2VHbvojquPuD+PO5
         trAA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=iZpuWyq1;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t23si7832290pgu.320.2019.06.12.02.56.25;
        Wed, 12 Jun 2019 02:56:40 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=iZpuWyq1;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2437924AbfFLJzr (ORCPT <rfc822;fezhang.suse@gmail.com>
        + 99 others); Wed, 12 Jun 2019 05:55:47 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:17726 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726668AbfFLJzq (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 12 Jun 2019 05:55:46 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5d00cc1d0001>; Wed, 12 Jun 2019 02:55:41 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Wed, 12 Jun 2019 02:55:44 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Wed, 12 Jun 2019 02:55:44 -0700
Received: from HQMAIL112.nvidia.com (172.18.146.18) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 12 Jun
 2019 09:55:44 +0000
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL112.nvidia.com
 (172.18.146.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 12 Jun
 2019 09:55:43 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Wed, 12 Jun 2019 09:55:43 +0000
Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5d00cc1a0001>; Wed, 12 Jun 2019 02:55:43 -0700
From:   Vidya Sagar <vidyas@nvidia.com>
To:     <lorenzo.pieralisi@arm.com>, <bhelgaas@google.com>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <kishon@ti.com>, <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <jingoohan1@gmail.com>, <gustavo.pimentel@synopsys.com>
CC:     <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kthota@nvidia.com>,
        <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>, <sagar.tv@gmail.com>
Subject: [PATCH V10 12/15] arm64: tegra: Enable PCIe slots in P2972-0000 board
Date:   Wed, 12 Jun 2019 15:23:36 +0530
Message-ID: <20190612095339.20118-13-vidyas@nvidia.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20190612095339.20118-1-vidyas@nvidia.com>
References: <20190612095339.20118-1-vidyas@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1560333341; bh=AsF6BAFPmRZwfs8Rt0IjkhfLZO/zzBUscM9Yz55Dj3g=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=iZpuWyq1NBBsQtgCFTMAdV3yDYdyoxNN6O9xr1NkXxvIp3556DkhzD5xnkIOPG2u/
         avWwd8TE4lvB81AcNGRtp1X09oaiwWbMfTQ5LWVALHMgvQfXpv/NEmCOzrYI1X+L2O
         ZQA1jVPQVb8/KuHus1/zaHyfWEeEo22MsDyYSVmclpX1EpRcLUpVMdp0haRqkKHJJt
         iMrBRVddaDpXuexTRBE+gu6mn/QybIyyvEajv+Shg8jIpmjHDp2XWAPOLbCP9BGPvd
         xsEBmEr/Fy8CA6japfEUrZ+UUvowCnBOOWHLIm1OeDa6Kb3yvgp6MkCEuQ99stFnSn
         oGc39J/5L42Ww==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Enable PCIe controller nodes to enable respective PCIe slots on
P2972-0000 board. Following is the ownership of slots by different
PCIe controllers.
Controller-0 : M.2 Key-M slot
Controller-1 : On-board Marvell eSATA controller
Controller-3 : M.2 Key-E slot

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
Changes since [v9]:
* None

Changes since [v8]:
* None

Changes since [v7]:
* None

Changes since [v6]:
* None

Changes since [v5]:
* Arranged PCIe nodes in the order of their addresses

Changes since [v4]:
* None

Changes since [v3]:
* None

Changes since [v2]:
* Changed P2U label names to reflect new format that includes 'hsio'/'nvhs'
  strings to reflect UPHY brick they belong to

Changes since [v1]:
* Dropped 'pcie-' from phy-names property strings

 .../arm64/boot/dts/nvidia/tegra194-p2888.dtsi |  2 +-
 .../boot/dts/nvidia/tegra194-p2972-0000.dts   | 41 +++++++++++++++++++
 2 files changed, 42 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi b/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi
index 9f5810765efc..62e07e1197cc 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi
@@ -191,7 +191,7 @@
 						regulator-boot-on;
 					};
 
-					sd3 {
+					vdd_1v8ao: sd3 {
 						regulator-name = "VDD_1V8AO";
 						regulator-min-microvolt = <1800000>;
 						regulator-max-microvolt = <1800000>;
diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts b/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts
index 6e6df650a4b0..eb79663b2af8 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts
@@ -167,4 +167,45 @@
 			};
 		};
 	};
+
+	pcie@14100000 {
+		status = "okay";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_hsio_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@14140000 {
+		status = "okay";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_hsio_7>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@14180000 {
+		status = "okay";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_hsio_2>, <&p2u_hsio_3>, <&p2u_hsio_4>,
+		       <&p2u_hsio_5>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	pcie@141a0000 {
+		status = "disabled";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
 };
-- 
2.17.1