Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp7054816ybi; Thu, 13 Jun 2019 08:49:04 -0700 (PDT) X-Google-Smtp-Source: APXvYqwEXC36YPeb0LgTwqaUBIcp7uV3mSXj+T7fss5s5rmiKqlSVC2IqvMapRk2KH51ZFIGBaNH X-Received: by 2002:a63:b1b:: with SMTP id 27mr15213117pgl.244.1560440944345; Thu, 13 Jun 2019 08:49:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560440944; cv=none; d=google.com; s=arc-20160816; b=vzTI9IrOCzZdUncYk/zx0oT6JziebV4ttacA/OfxQGqwM+SwV2M9P32vkgV5uGOZj9 ritASf4XMgAKS2N3bL9lhIKk22ohI/BAbNkX4Sp9T+Ehh52QeYTZSXfgLw8X7GhA/MvC WLhbnP+UZnYc+4ZxZD7fa0SzAXa7aRkJHbz2Zh9vclScxstJaJDcBXbqjygfNmOfbdrt xgw/9ZljqhlM1M3U3IWm6eUvjh54TyGd0yZShUFxG8fFw37yiBqPBhpviAx/iy/BnRq4 VSnynvnA9OLnWWtxiuEHkHINixSw9/XkENplkTKUtBUwZ6R6fNrXD41GlK8b6KNvaZJo eNfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:organization:user-agent :references:in-reply-to:subject:cc:to:from:message-id:date; bh=dkd/6Jr8hc0syWZzwT5OvvCE0tPQzea7e1FbRR0bMAM=; b=gnFFT8/aeS6ori5mDLV0BvOksoERTnBb0TJVUyQwJDlSyMU3gh4AZXF26jX6J2GpVr ZDjIILwC3O3VANIH7yukbW30XR6EPogT09fLhZIRtA29HvWITCCDYlB+xLZqospE2O56 AfDBddqitV4QEHmNflzI++MtFBOSi6lr4AtcyWm9nZVZmA0WezXQhpzKM/qYj6OlQmjj g7Am0W0QIV2M4lEAlPSrhyOyQ3B50tQ6/EK3mE7z1rozMOUDSZ51rxwAfwYEOb5YCst9 QxubX7DeITMOQww6QTWH2o/8SOXdyfUW66nE41ok2yxwzpgDFLX6RliP1MHoY3iwqENb ePRg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j18si3551786pfe.235.2019.06.13.08.48.49; Thu, 13 Jun 2019 08:49:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389347AbfFMPsD (ORCPT + 99 others); Thu, 13 Jun 2019 11:48:03 -0400 Received: from foss.arm.com ([217.140.110.172]:36970 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731741AbfFMJXK (ORCPT ); Thu, 13 Jun 2019 05:23:10 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 22F64367; Thu, 13 Jun 2019 02:23:10 -0700 (PDT) Received: from big-swifty.misterjones.org (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 248A83F694; Thu, 13 Jun 2019 02:23:07 -0700 (PDT) Date: Thu, 13 Jun 2019 10:22:33 +0100 Message-ID: <86muilc012.wl-marc.zyngier@arm.com> From: Marc Zyngier To: Benjamin Herrenschmidt Cc: Thomas Petazzoni , Gregory CLEMENT , , "linux-kernel@vger.kernel.org" Subject: Re: [PATCH+DISCUSSION] irqchip: armada-370-xp: Remove redundant ops assignment In-Reply-To: References: User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL/10.8 EasyPG/1.0.0 Emacs/26 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO) Organization: ARM Ltd MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Ben, On Wed, 12 Jun 2019 06:16:05 +0100, Benjamin Herrenschmidt wrote: > > pci_msi_create_irq_domain -> pci_msi_domain_update_chip_ops will > set those two already since the driver sets MSI_FLAG_USE_DEF_CHIP_OPS > > Signed-off-by: Benjamin Herrenschmidt > --- > > [UNTESTED] > > Just something I noticed while browsing through those drivers in > search of ways to factor some of the code. > > That leads to a question here: > > Some MSI drivers such as this one (or any using the defaults mask/unmask > provided by drivers/pci/msi.c) only call the PCI MSI mask/unmask functions. > > Some other drivers call those PCI function but *also* call the parent > mask/unmask (giv-v2m for example) which generally is the inner domain > which just itself forwards to its own parent. > > Is there any preference for doing it one way or the other ? I can see > that in cases where the device doesn't support MSI masking, calling the > parent could be useful but we don't know that at the moment in the > corresponding code. > > It feels like something we should consolidate (and remove code from > drivers). For example, the defaults in drivers/pci/msi.c could always > call the parent if it exists and has a mask/unmask callback. > > Opinions ? I'm happy to produce patches once we agree... > > diff --git a/drivers/irqchip/irq-armada-370-xp.c b/drivers/irqchip/irq-armada-370-xp.c > index c9bdc5221b82..911230f28e2d 100644 > --- a/drivers/irqchip/irq-armada-370-xp.c > +++ b/drivers/irqchip/irq-armada-370-xp.c > @@ -197,8 +197,6 @@ static void armada_370_xp_irq_unmask(struct irq_data *d) > > static struct irq_chip armada_370_xp_msi_irq_chip = { > .name = "MPIC MSI", > - .irq_mask = pci_msi_mask_irq, > - .irq_unmask = pci_msi_unmask_irq, > }; > > static struct msi_domain_info armada_370_xp_msi_domain_info = { > It looks to me that masking at the PCI level is rather superfluous as long as the MSI controller HW has the capability to mask the interrupt on a per MSI basis. After all, most non MSI-X endpoint lack support for masking of individual vectors, so I think that we should just mask things at the irqchip level. This is also consistent with what you'd have to do for non-PCI MSI, where nothing standardises the MSI masking. I think this is in effect a split in responsibilities: - the end-point driver should (directly or indirectly) control the interrupt generation at the end-point level, - the MSI controller driver should control the signalling of the MSI to the CPU. The only case where we should rely on masking interrupts at the end-point level is when the MSI controller doesn't provide a method to do so (hopefully a rare exception). To take the example of the gicv2m driver that you mention above, I'd suggest the following: diff --git a/drivers/irqchip/irq-gic-v2m.c b/drivers/irqchip/irq-gic-v2m.c index 3c77ab676e54..2ce801207acd 100644 --- a/drivers/irqchip/irq-gic-v2m.c +++ b/drivers/irqchip/irq-gic-v2m.c @@ -72,22 +72,10 @@ struct v2m_data { u32 flags; /* v2m flags for specific implementation */ }; -static void gicv2m_mask_msi_irq(struct irq_data *d) -{ - pci_msi_mask_irq(d); - irq_chip_mask_parent(d); -} - -static void gicv2m_unmask_msi_irq(struct irq_data *d) -{ - pci_msi_unmask_irq(d); - irq_chip_unmask_parent(d); -} - static struct irq_chip gicv2m_msi_irq_chip = { .name = "MSI", - .irq_mask = gicv2m_mask_msi_irq, - .irq_unmask = gicv2m_unmask_msi_irq, + .irq_mask = irq_chip_mask_parent, + .irq_unmask = irq_chip_unmask_parent, .irq_eoi = irq_chip_eoi_parent, .irq_write_msi_msg = pci_msi_domain_write_msg, }; The same should be applied to a number of drivers in the tree, which seem to have cargo-culted the wrong idiom (and I take responsibility for that). Thanks, M. -- Jazz is not dead, it just smells funny.