Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp3070351ybi; Mon, 17 Jun 2019 15:58:13 -0700 (PDT) X-Google-Smtp-Source: APXvYqxhTyej6u49WsBwTHNlnXPi4SFTafb7KIV+1o60qe2NpAEio9b1ZNiSNsK+5CENFHBzitBD X-Received: by 2002:a62:1750:: with SMTP id 77mr48738989pfx.172.1560812293229; Mon, 17 Jun 2019 15:58:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560812293; cv=none; d=google.com; s=arc-20160816; b=Ih5KKu8rXSVYxYwLgdGwqkUdQ0Psagr9amnBcrY/DFVG2XcPqPGcSFmNUHjEfBqttW iAYXFKTW5TJHWbKIOyokpV3yx6rScuZwg+jHBpPZI58lvouq28gyAJR9tAhr0+1hAu2f rGIWoM/jv7zxVUaHXWgf8ZUqkp1oKwqMNYc6ljjRxZ/SA7gaG4J0D9D/RiH2Gb6Twonx da17NbhwycovW3G249w1i9+aA4GmVRL4ybDbhAn/UZz7vtXk4/tWbrbcWyx8QwVeNbZg 70q2lmHpFIYBvOtBfvxF3sVtk3OmRUN8bgJ1ojD77tXFBEUxRls3/kmohS7bOs/MyfTT fLJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=te7HOgMEHoApet3AtZbkeFXZJWEhHi1vp78dLltuY0g=; b=ySo26kk9LOEa02b9QqHDdf1kuK4SPXeUFuq7wU1HT6QzF/uzCevVrEkfira0QmRuDF n6b6bQfxLnI8AjlDAJAXRDMHuy0sn2kDTxinwPP0WeyBHNHam/OWm1aQG/1uWvl0reB8 /kcNLBF8yUADNiSudqqRUduzjNwxwX5NZTB0B6rA0O95lfSBdk+6Pb8HDc70EGsEsugF z3ouImo6fERKWdr7qzg2y/JgQkfwHsp0SexayNObtM0GFri+pCLVZdaNBpy4zpYY8Ey2 PDhLs2MWo2JaKXLLWAF6qfV2BjqLtR/wJ/kIB+sUW73nBq7h/dn+xXR00N/KgshMHCiR 4PUQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l1si11867877pgi.278.2019.06.17.15.57.56; Mon, 17 Jun 2019 15:58:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726724AbfFQW5w (ORCPT + 99 others); Mon, 17 Jun 2019 18:57:52 -0400 Received: from mga02.intel.com ([134.134.136.20]:65408 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726095AbfFQW5v (ORCPT ); Mon, 17 Jun 2019 18:57:51 -0400 X-Amp-Result: UNSCANNABLE X-Amp-File-Uploaded: False Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 17 Jun 2019 15:57:51 -0700 X-ExtLoop1: 1 Received: from romley-ivt3.sc.intel.com ([172.25.110.60]) by orsmga006.jf.intel.com with ESMTP; 17 Jun 2019 15:57:50 -0700 Date: Mon, 17 Jun 2019 15:48:20 -0700 From: Fenghua Yu To: Andy Lutomirski Cc: Thomas Gleixner , Ingo Molnar , Borislav Petkov , H Peter Anvin , Ashok Raj , Tony Luck , Ravi V Shankar , linux-kernel , x86 Subject: Re: [PATCH v4 3/5] x86/umwait: Add sysfs interface to control umwait C0.2 state Message-ID: <20190617224820.GD217081@romley-ivt3.sc.intel.com> References: <1559944837-149589-1-git-send-email-fenghua.yu@intel.com> <1559944837-149589-4-git-send-email-fenghua.yu@intel.com> <20190610040449.GB162238@romley-ivt3.sc.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sun, Jun 09, 2019 at 09:26:29PM -0700, Andy Lutomirski wrote: > On Sun, Jun 9, 2019 at 9:14 PM Fenghua Yu wrote: > > > > On Sat, Jun 08, 2019 at 03:52:03PM -0700, Andy Lutomirski wrote: > > > On Fri, Jun 7, 2019 at 3:10 PM Fenghua Yu wrote: > > > > > > > > C0.2 state in umwait and tpause instructions can be enabled or disabled > > > > on a processor through IA32_UMWAIT_CONTROL MSR register. > > > > > > > > > > > +static u32 get_umwait_control_c02(void) > > > > +{ > > > > + return umwait_control_cached & MSR_IA32_UMWAIT_CONTROL_C02; > > > > +} > > > > + > > > > +static u32 get_umwait_control_max_time(void) > > > > +{ > > > > + return umwait_control_cached & MSR_IA32_UMWAIT_CONTROL_MAX_TIME; > > > > +} > > > > + > > > > > > I'm not convinced that these helpers make the code any more readable. > > > > The helpers reduce length of statements that call them. Otherwise, all of > > the statements would be easily over 80 characters. > > > > Plus, each of the helpers is called multiple places in #0003 and #0004. > > So the helpers make the patches smaller and cleaner. > > > > I was imagining things like: > > umwait_control_cached &= ~MSR_IA32_UMWAIT_CONTROL_C02; > if (whatever condition) > umwait_control_cached |= MSR_IA32_UMWAIT_CONTROL_C02; > umwait_control_cached &= ~MSR_IA32_UMWAIT_CONTROL_MAX_TIME; > umwait_control_cached |= new_max_time; How about this statement? With the helpers: umwait_control_cached = max_time | get_umwait_control_c02(); If there is no helpers, the above statement will need two statements: umwait_control_cached &= ~MSR_IA32_UMWAIT_CONTROL_MAX_TIME; umwait_control_cached |= max_time; Another example: With the helpers: if (umwait_control_c02 == get_umwait_control_c02()) If no helpers, the above statement will be long: if (umwait_control_c02 == (umwait_control_cached & MSR_IA32_UMWAIT_CONTROL_C02_DISABLED)) There are quite a few places like above examples. The helpers can reduce the length of those long lines and make code more readable and shorter, right? Can I still keep the helpers? Thanks. -Fenghua