Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp3861094ybi; Tue, 18 Jun 2019 07:39:06 -0700 (PDT) X-Google-Smtp-Source: APXvYqyN/ihWeRlndGMzIchomcgaFGt20TPiWDINs7FIbFnoKqo4GxIhdRKGMPa4dgWRGorK818W X-Received: by 2002:a17:902:9a91:: with SMTP id w17mr17692993plp.126.1560868745915; Tue, 18 Jun 2019 07:39:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560868745; cv=none; d=google.com; s=arc-20160816; b=ui6Uk8DD8BUPrG73Pubc33Y1H/n1VJRjrPovssm9Dyw8/2OPeAOSqyLaqS0iQRhdTd GBFQODjOYOqIKAes5L31/fRN+HkhjR0ebYEN9cxWpaxNBJuHIIg/xq8bMibOtfAnaNUy UZBZqbf0v6d1wFynGeErLy/y1ffDJ4iqr1pI3edkkhfV0Q+1ultQpS+QhaLWnFg0NUsY dt91LRaninIUP35frTZpqittQwp9lBnU0d6CgSDgQNMKBFhis0RiKh97S3jg/Fz+llg/ z1bwhwSMUBWhAe4PFs0UGMm+GUGBk+l1YxUG13cO1nYhR6hUof1aQjeXHAfskzKU0GsS f5pQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=J02uedpBR7NPIOrz76nMqFBeliXH5fiqIuCezowfJ2o=; b=HjsEyPa/s6DiCVKK9724jCyPDxsh/O7cZs+YZmFckZQgkNUgRCvoxOt94QUl/PQEKi DRBqi0APJqO1miXnkP5kk+ukS1QH5VypfKDDBMF/Wgv1OixFiBr6IYXubx6dfnASY5at 9GJlmi+pwwGMbWKccHv6b/YUEXdamhBkliludexe/0zVeGn+0cFVkUGDXfxiOW1H2YR/ NFPr4x3M8YkU2uyx8xYQNEGyJvJSkyObwWLhrYK1pP/HVKLtaHPwzcbFDGpDs3IO97lc m8jjo1X3P+lpXYm8w/NEW5PYgB6EmRIXlrinbp57s48ByEaDnozo+/99OWLj7yxQX8Or ylAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=MrPHjc8g; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d2si2669026pjs.10.2019.06.18.07.38.48; Tue, 18 Jun 2019 07:39:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=MrPHjc8g; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729167AbfFROih (ORCPT + 99 others); Tue, 18 Jun 2019 10:38:37 -0400 Received: from lelv0143.ext.ti.com ([198.47.23.248]:60602 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725919AbfFROih (ORCPT ); Tue, 18 Jun 2019 10:38:37 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id x5IEc0Su029368; Tue, 18 Jun 2019 09:38:00 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1560868680; bh=J02uedpBR7NPIOrz76nMqFBeliXH5fiqIuCezowfJ2o=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=MrPHjc8gMJyAwwPY12UBktbKEXRt0gUnOAwpWRAwqpcihUzEB9YLl86QLNMVoacTc cHSbAZqziL4aEPp7XlBFwBqdTABEuraPNjIgKQPfErf8XjWrgz7jS19xEOzTe26RA7 1r7rDgUaQXzby0u8+zmcAzzyF8B6RNJI4dfiNC10= Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x5IEbxL3037151 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 18 Jun 2019 09:37:59 -0500 Received: from DLEE111.ent.ti.com (157.170.170.22) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Tue, 18 Jun 2019 09:37:59 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Tue, 18 Jun 2019 09:37:59 -0500 Received: from [127.0.0.1] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x5IEbu2L008675; Tue, 18 Jun 2019 09:37:56 -0500 Subject: Re: [PATCH 3/6] arm64: dts: ti: Add Support for J721E SoC To: Nishanth Menon , Arnd Bergmann , Olof Johansson , Santosh Shilimkar , Will Deacon , Catalin Marinas , Greg Kroah-Hartman , Mark Rutland , Rob Herring CC: , , , , Tony Lindgren , Russell King References: <20190522161921.20750-1-nm@ti.com> <20190522161921.20750-4-nm@ti.com> From: Tero Kristo Message-ID: <327b6685-40fd-7333-e78e-af215f2d432b@ti.com> Date: Tue, 18 Jun 2019 17:37:55 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190522161921.20750-4-nm@ti.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 22/05/2019 19:19, Nishanth Menon wrote: > The J721E SoC belongs to the K3 Multicore SoC architecture platform, > providing advanced system integration to enable lower system costs > of automotive applications such as infotainment, cluster, premium > Audio, Gateway, industrial and a range of broad market applications. > This SoC is designed around reducing the system cost by eliminating > the need of an external system MCU and is targeted towards ASIL-B/C > certification/requirements in addition to allowing complex software > and system use-cases. > > Some highlights of this SoC are: > * Dual Cortex-A72s in a single cluster, three clusters of lockstep > capable dual Cortex-R5F MCUs, Deep-learning Matrix Multiply Accelerator(MMA), > C7x floating point Vector DSP, Two C66x floating point DSPs. > * 3D GPU PowerVR Rogue 8XE GE8430 > * Vision Processing Accelerator (VPAC) with image signal processor and Depth > and Motion Processing Accelerator (DMPAC) > * Two Gigabit Industrial Communication Subsystems (ICSSG), each with dual > PRUs and dual RTUs > * Two CSI2.0 4L RX plus one CSI2.0 4L TX, one eDP/DP, One DSI Tx, and > up to two DPI interfaces. > * Integrated Ethernet switch supporting up to a total of 8 external ports in > addition to legacy Ethernet switch of up to 2 ports. > * System MMU (SMMU) Version 3.0 and advanced virtualisation > capabilities. > * Upto 4 PCIe-GEN3 controllers, 2 USB3.0 Dual-role device subsystems, > 16 MCANs, 12 McASP, eMMC and SD, UFS, OSPI/HyperBus memory controller, QSPI, > I3C and I2C, eCAP/eQEP, eHRPWM, MLB among other peripherals. > * Two hardware accelerator block containing AES/DES/SHA/MD5 called SA2UL > management. > * Configurable L3 Cache and IO-coherent architecture with high data throughput > capable distributed DMA architecture under NAVSS > * Centralized System Controller for Security, Power, and Resource > Management (DMSC) > > See J721E Technical Reference Manual (SPRUIL1, May 2019) > for further details: http://www.ti.com/lit/pdf/spruil1 > > Signed-off-by: Nishanth Menon > --- > arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 202 ++++++++++++++++++ > .../boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 72 +++++++ > arch/arm64/boot/dts/ti/k3-j721e.dtsi | 176 +++++++++++++++ > 3 files changed, 450 insertions(+) > create mode 100644 arch/arm64/boot/dts/ti/k3-j721e-main.dtsi > create mode 100644 arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi > create mode 100644 arch/arm64/boot/dts/ti/k3-j721e.dtsi > > diff --git a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi > new file mode 100644 > index 000000000000..d42912044a5d > --- /dev/null > +++ b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi > +&cbass_mcu_wakeup { > + dmsc: dmsc@44083000 { > + compatible = "ti,k2g-sci"; > + ti,host-id = <12>; > + > + mbox-names = "rx", "tx"; > + > + mboxes= <&secure_proxy_main 11>, > + <&secure_proxy_main 13>; > + > + reg-names = "debug_messages"; > + reg = <0x00 0x44083000 0x0 0x1000>; > + > + k3_pds: power-controller { > + compatible = "ti,sci-pm-domain"; > + #power-domain-cells = <1>; > + }; > + > + k3_clks: clocks { > + compatible = "ti,k2g-sci-clk"; > + #clock-cells = <2>; > + ti,scan-clocks-from-dt; ti,scan-clocks-from-dt is an invalid DT property, it was NAK:ed a while back. The same functionality is now going to be used by default, so the property is not needed anyway. Fixed this locally by dropping the property. -Tero -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki