Received: by 2002:a25:ab43:0:0:0:0:0 with SMTP id u61csp956294ybi; Fri, 21 Jun 2019 11:02:56 -0700 (PDT) X-Google-Smtp-Source: APXvYqxaksZkOTc7M0AllOvvnzNE9SG1/9TR2x2znDhi0d57JzoPRVTRGuyhOEQwkb3hReSe7ynO X-Received: by 2002:a17:902:bd0a:: with SMTP id p10mr57523518pls.134.1561140176040; Fri, 21 Jun 2019 11:02:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561140176; cv=none; d=google.com; s=arc-20160816; b=ZMLvstlK8Xmr84Gp2GJqsGYPNibcMw/NxYeeB8B1BVLW+OWkWomXFTG90t400d5jyV 7ZxOGIyQeXxqbOFnniJtZBfuEl2koJdYFQvydiBd/e7JG+LvV3x0YSl2iXQ8p0aOvGvt N9Zww8VlDMT5GATkAnnqMs07UC5CepBc+68g7c3Dkz/o6PBv+762f0TtcGEzCzA1Xe1l i9z1FvcWz2DGZ6fT84jctCQlWkVZWVzJ7+D1HvwdISl9f0uqhdtXBgahcjJ7ympWXw4+ PhfYIfWlYZL5RRJn3s9hu6pKejwrGcQuteDHcjzw+8eSjNYJig6xLAwODKb66xZAox6k psQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=XjPB4jBtj3P3wMlGIFvntWTy4cMc4UKg9K92Yh82JgQ=; b=LX/yyz2I2M2uOgrBa4BpZSKtXRTZyQB2ClosXc3552We9wrtymAasVps0cSOqt0Mh2 oDFZLpDsIk9tYlwt9K4eaodDZxnz28Sw5tdJP3QzlakIEhcytvwC27O0HFTyPKxt5m/N mmlIwM6R62p/f5dYyHx6hjYe32zcYOGG9ExcfzZXYM0FTgHuA+ZIVIvSSdYQIQx4ZMvg kmnDvqDcscy/ny7w7GXa7a52PDMv9T8NM0HlfTb6ABxxK0ZlXR+jJgkYR0qMrXv3h4qv B5WoJjCdcXN7BoMcNvihSKXziCImYJMPNanJVdnkNVh7RADkZPFX4P2VB5zWtW/ekP6Q 9TOw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=U2ZF4cs6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p5si3174005pls.163.2019.06.21.11.02.39; Fri, 21 Jun 2019 11:02:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=U2ZF4cs6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726405AbfFUSC0 (ORCPT + 99 others); Fri, 21 Jun 2019 14:02:26 -0400 Received: from mail.kernel.org ([198.145.29.99]:44912 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725992AbfFUSC0 (ORCPT ); Fri, 21 Jun 2019 14:02:26 -0400 Received: from localhost.localdomain (unknown [194.230.155.186]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id E74762070B; Fri, 21 Jun 2019 18:02:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1561140145; bh=kOXrOATchPDjqjaXCZf5RTt6UsgtNnQOmhinsiIP4As=; h=From:To:Cc:Subject:Date:From; b=U2ZF4cs6LAR1BHvpT4BE4VkqFlx0BF7npjfh4eOOMKHbMwUNLAvnuvvU8lujqfe/d ttVViCvoYT+6LKe3YKk5SJ77aWbwV6pylRhJRASBonj3AnGu7L6R9tDd3EeJPTMzuv qIEJIff9HTbuw/w4zdLFNO3qtbY4hXka1UnsKzxg= From: Krzysztof Kozlowski To: Rob Herring , Mark Rutland , Kukjin Kim , Krzysztof Kozlowski , Catalin Marinas , Will Deacon , Marek Szyprowski , Chanwoo Choi , Olof Johansson , Arnd Bergmann , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Joseph Kogut , Bartlomiej Zolnierkiewicz , Inki Dae Subject: [PATCH v2 1/7] ARM: dts: exynos: Add GPU/Mali 400 node to Exynos3250 Date: Fri, 21 Jun 2019 20:02:02 +0200 Message-Id: <20190621180208.25361-1-krzk@kernel.org> X-Mailer: git-send-email 2.17.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add nodes for GPU (Mali 400) to Exynos3250. This is still limited and not tested: 1. No dynamic voltage and frequency scaling, 2. Not sure what to do with CLK_G3D clock responsible for gating entire IP block (it is now being disabled as unused). Signed-off-by: Krzysztof Kozlowski --- Changes since v1: 1. Use samsung,exynos4210-mali compatible 2. Use CLK_G3D as bus clock (clock for entire IP block) --- arch/arm/boot/dts/exynos3250-artik5.dtsi | 5 ++++ arch/arm/boot/dts/exynos3250-monk.dts | 5 ++++ arch/arm/boot/dts/exynos3250-rinato.dts | 5 ++++ arch/arm/boot/dts/exynos3250.dtsi | 33 ++++++++++++++++++++++++ 4 files changed, 48 insertions(+) diff --git a/arch/arm/boot/dts/exynos3250-artik5.dtsi b/arch/arm/boot/dts/exynos3250-artik5.dtsi index ace50e194a45..dee35e3a5c4b 100644 --- a/arch/arm/boot/dts/exynos3250-artik5.dtsi +++ b/arch/arm/boot/dts/exynos3250-artik5.dtsi @@ -59,6 +59,11 @@ cpu0-supply = <&buck2_reg>; }; +&gpu { + mali-supply = <&buck3_reg>; + status = "okay"; +}; + &i2c_0 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/exynos3250-monk.dts b/arch/arm/boot/dts/exynos3250-monk.dts index e25765500e99..248bd372fe70 100644 --- a/arch/arm/boot/dts/exynos3250-monk.dts +++ b/arch/arm/boot/dts/exynos3250-monk.dts @@ -172,6 +172,11 @@ status = "okay"; }; +&gpu { + mali-supply = <&buck3_reg>; + status = "okay"; +}; + &hsotg { vusb_d-supply = <&ldo15_reg>; vusb_a-supply = <&ldo12_reg>; diff --git a/arch/arm/boot/dts/exynos3250-rinato.dts b/arch/arm/boot/dts/exynos3250-rinato.dts index 7479993755da..86c26a4edfd7 100644 --- a/arch/arm/boot/dts/exynos3250-rinato.dts +++ b/arch/arm/boot/dts/exynos3250-rinato.dts @@ -244,6 +244,11 @@ }; }; +&gpu { + mali-supply = <&buck3_reg>; + status = "okay"; +}; + &i2c_0 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/exynos3250.dtsi b/arch/arm/boot/dts/exynos3250.dtsi index 8ce3a7786b19..c17870a54acf 100644 --- a/arch/arm/boot/dts/exynos3250.dtsi +++ b/arch/arm/boot/dts/exynos3250.dtsi @@ -126,6 +126,39 @@ }; }; + gpu: gpu@13000000 { + compatible = "samsung,exynos4210-mali", "arm,mali-400"; + reg = <0x13000000 0x10000>; + interrupts = , + , + , + , + , + , + , + , + , + , + ; + interrupt-names = "gp", + "gpmmu", + "pp0", + "ppmmu0", + "pp1", + "ppmmu1", + "pp2", + "ppmmu2", + "pp3", + "ppmmu3", + "pmu"; + clocks = <&cmu CLK_G3D>, + <&cmu CLK_SCLK_G3D>; + clock-names = "bus", "core"; + power-domains = <&pd_g3d>; + status = "disabled"; + /* TODO: operating points for DVFS, assigned clock as 134 MHz */ + }; + pmu { compatible = "arm,cortex-a7-pmu"; interrupts = , -- 2.17.1