Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp3164880ybd; Mon, 24 Jun 2019 20:45:09 -0700 (PDT) X-Google-Smtp-Source: APXvYqx3gCYF0WnVpAvxMRhhU39KJH9eDkFLktcJks8NI53RDTvBvMfHOA7p2kMFJQ8KcEdS2We8 X-Received: by 2002:a65:6089:: with SMTP id t9mr35813487pgu.170.1561434309002; Mon, 24 Jun 2019 20:45:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561434308; cv=none; d=google.com; s=arc-20160816; b=vwDkP/Vh9nPrRAFjQiYdnJzUuspRAhxgNkSn4UBg/1m1eUQgrTmpn8hkZ7VW5YpO2l SG0ByVsv1U+ZbYEbnBqmAOIL7FQ5kwecxnDXEq28unZ7byilavKX/8cySy9Zfh118eQ3 R+nFnxkX20Cf0gV0jAc0vu8wfWcE6XugrJ00Sa1eEM1FSiiVmAib0BTFUBUQOGX4CZws q8Is2BHNj8TC3FMqa5QTTOu9gkWnOO0dxY43bCjdNzsQFpqkJB4AUbBOUCdSQ/qoIDOn EW3Zj7aBeKuDK31xxQ1sU4lqwat43ugPw8UTT/8bv6jNmotv6NA/pstG5q+IrFANnWmR HA/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=7qKfHSv9T7uOhnW28SZUnKtMwyFu06T1zijuIQzwmKc=; b=US/KaWdJIeeX/1HwyxsD/JwFCHSikatdqA+s0nrPdPvfxVLJMEo2ecwIVdiZNTymNZ znVzvk5tujHyEplQBx7yNwniNnVUJQ6ueJypknhny9rl0PCAbuEAxJNh9NnWOhgo4+vj YEvxaNtwsv5jl7zEdsgisReV5SGLrNL4XPLG4g6FpOSi+u2q4Z7gdSx0eY2d8WlwoC6B /SiT/oxezRZ0sBdnpUuE4Bvy8ffgOJsOfF8HQx5G23uS3HDfL/JzPKB464yKc8t3lxLn 5iRGBacksG+7Pn+zj5o7dbmB1utRSy3eSrcvTOEaj5qABlEy3dkjBYHsQ2AtR4+AJmNV kQPg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b=htSTax4p; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h4si1373101pji.58.2019.06.24.20.44.53; Mon, 24 Jun 2019 20:45:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b=htSTax4p; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727796AbfFXW6d (ORCPT + 99 others); Mon, 24 Jun 2019 18:58:33 -0400 Received: from outils.crapouillou.net ([89.234.176.41]:33212 "EHLO crapouillou.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727714AbfFXW6b (ORCPT ); Mon, 24 Jun 2019 18:58:31 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net; s=mail; t=1561417108; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=7qKfHSv9T7uOhnW28SZUnKtMwyFu06T1zijuIQzwmKc=; b=htSTax4pXTvHaKINEKoQLtLOwpxzHk0sPCmEcgEHuvWng+v9qRmFQhBZIl8XGYbCHnT55W xiOxwY9lm1Xwxzt6ADbg/LcnnPrtW9UVxi0L4CisjZz2WyVruUAZPaktVBhvfMWQYyRqEJ +u1advciASK3oo+erJuAV9Ol/QA3lFE= From: Paul Cercueil To: Daniel Lezcano , Thomas Gleixner , Ralf Baechle , Paul Burton , James Hogan , Jonathan Corbet , Michael Turquette , Stephen Boyd , Jason Cooper , Marc Zyngier , Lee Jones Cc: Mathieu Malaterre , od@zcrc.me, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, linux-doc@vger.kernel.org, linux-clk@vger.kernel.org, Paul Cercueil , Artur Rojek Subject: [PATCH v13 09/13] MIPS: jz4740: Add DTS nodes for the TCU drivers Date: Tue, 25 Jun 2019 00:57:55 +0200 Message-Id: <20190624225759.18299-10-paul@crapouillou.net> In-Reply-To: <20190624225759.18299-1-paul@crapouillou.net> References: <20190624225759.18299-1-paul@crapouillou.net> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DTS nodes for the JZ4780, JZ4770 and JZ4740 devicetree files. Signed-off-by: Paul Cercueil Tested-by: Mathieu Malaterre Tested-by: Artur Rojek --- Notes: v5: New patch v6: Fix register lengths in watchdog/pwm nodes v7: No change v8: - Fix wrong start address for PWM node - Add system timer and clocksource sub-nodes v9: Drop timer and clocksource sub-nodes v10-v11: No change v12: Drop PWM/watchdog/OST sub-nodes, for now. v13: No change arch/mips/boot/dts/ingenic/jz4740.dtsi | 22 ++++++++++++++++++++++ arch/mips/boot/dts/ingenic/jz4770.dtsi | 21 +++++++++++++++++++++ arch/mips/boot/dts/ingenic/jz4780.dtsi | 21 +++++++++++++++++++++ 3 files changed, 64 insertions(+) diff --git a/arch/mips/boot/dts/ingenic/jz4740.dtsi b/arch/mips/boot/dts/ingenic/jz4740.dtsi index 2beb78a62b7d..807d9702d4cf 100644 --- a/arch/mips/boot/dts/ingenic/jz4740.dtsi +++ b/arch/mips/boot/dts/ingenic/jz4740.dtsi @@ -53,6 +53,28 @@ clock-names = "rtc"; }; + tcu: timer@10002000 { + compatible = "ingenic,jz4740-tcu"; + reg = <0x10002000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x10002000 0x1000>; + + #clock-cells = <1>; + + clocks = <&cgu JZ4740_CLK_RTC + &cgu JZ4740_CLK_EXT + &cgu JZ4740_CLK_PCLK + &cgu JZ4740_CLK_TCU>; + clock-names = "rtc", "ext", "pclk", "tcu"; + + interrupt-controller; + #interrupt-cells = <1>; + + interrupt-parent = <&intc>; + interrupts = <23 22 21>; + }; + rtc_dev: rtc@10003000 { compatible = "ingenic,jz4740-rtc"; reg = <0x10003000 0x40>; diff --git a/arch/mips/boot/dts/ingenic/jz4770.dtsi b/arch/mips/boot/dts/ingenic/jz4770.dtsi index 49ede6c14ff3..70932fd90902 100644 --- a/arch/mips/boot/dts/ingenic/jz4770.dtsi +++ b/arch/mips/boot/dts/ingenic/jz4770.dtsi @@ -46,6 +46,27 @@ #clock-cells = <1>; }; + tcu: timer@10002000 { + compatible = "ingenic,jz4770-tcu"; + reg = <0x10002000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x10002000 0x1000>; + + #clock-cells = <1>; + + clocks = <&cgu JZ4770_CLK_RTC + &cgu JZ4770_CLK_EXT + &cgu JZ4770_CLK_PCLK>; + clock-names = "rtc", "ext", "pclk"; + + interrupt-controller; + #interrupt-cells = <1>; + + interrupt-parent = <&intc>; + interrupts = <27 26 25>; + }; + pinctrl: pin-controller@10010000 { compatible = "ingenic,jz4770-pinctrl"; reg = <0x10010000 0x600>; diff --git a/arch/mips/boot/dts/ingenic/jz4780.dtsi b/arch/mips/boot/dts/ingenic/jz4780.dtsi index b03cdec56de9..495082ce7fc5 100644 --- a/arch/mips/boot/dts/ingenic/jz4780.dtsi +++ b/arch/mips/boot/dts/ingenic/jz4780.dtsi @@ -46,6 +46,27 @@ #clock-cells = <1>; }; + tcu: timer@10002000 { + compatible = "ingenic,jz4770-tcu"; + reg = <0x10002000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x10002000 0x1000>; + + #clock-cells = <1>; + + clocks = <&cgu JZ4780_CLK_RTCLK + &cgu JZ4780_CLK_EXCLK + &cgu JZ4780_CLK_PCLK>; + clock-names = "rtc", "ext", "pclk"; + + interrupt-controller; + #interrupt-cells = <1>; + + interrupt-parent = <&intc>; + interrupts = <27 26 25>; + }; + rtc_dev: rtc@10003000 { compatible = "ingenic,jz4780-rtc"; reg = <0x10003000 0x4c>; -- 2.21.0.593.g511ec345e18