Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp4098667ybd; Tue, 25 Jun 2019 14:08:05 -0700 (PDT) X-Google-Smtp-Source: APXvYqyVzGQwl+M4xPeg9R7YnoLBU4mm4o49YqQsfjpfnF2p9/B5kCRVyDzPyiGmVOnYRGsM2ncU X-Received: by 2002:a63:c607:: with SMTP id w7mr18109126pgg.379.1561496885331; Tue, 25 Jun 2019 14:08:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561496885; cv=none; d=google.com; s=arc-20160816; b=vVRoyja1MhOsGJF8Y0w85Ja5wu6Imx4LeZLmacS40GMD8uCvZttOtb3/Ve1poVsbEv ukhhDCnQ9FTgClyLxWNYbK5tMoAR3SrzX9BUGm4tP1+pjGSjBeQvSzj6RWRHBUAzekz0 jts0auNkHi+PYjnsNeYRsw/p2RmuDz+VZcCtwrt0YSwvdh8J60DsFx0VG/UUsM3afwCP DjPEk6U0nFADoCgVuYdhgqY0nrqa7K11Rst710ESL69S9ZBsRaYV2a3WFLsoLDTf40kK VjCqONG/XWVeSgknHQitx6gy3y/MW1Jh2kiaU/e7bmSe+WuZHsGydUVeK/+Eqx7IHTB+ w5TA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:from:references:cc:to:subject; bh=+YP3qWmQEkeh7h6JfNWLk/3VxcLVlKj5M8fo1j7AhLM=; b=J1/+qINwdtAMVfdRLvnRyTyQxpVqDLR7N3QOekYGEBvsHVIp62aicUHceEaTuxub2B S4T7jMR56SY2jvV6VuOcx/OXj81nj+6fCU7dkJQo/5INVgm45AJUL2pZ9+PvEqimxVnb 4er9fMZypY3I5pdnlke8a/SRbEZPVpOcSuyxDfbRoHezKlZeDXj1qAyzre4z/DNrIUsL JkK1dsbyaugS+XqFBQCpx5GG4cTisxPoxw2PDtZZ+A4qBIfhCY8x1TGMkJVVcZdfILY0 Ygr2xA7GTT0Q/fdf3v5eLPVkScwZVvAI1xw8X/uOKC9j0K1vIsBKT7zF0vK4vuzTvvFn t8sg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i62si14964336pge.573.2019.06.25.14.07.47; Tue, 25 Jun 2019 14:08:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726379AbfFYVH2 (ORCPT + 99 others); Tue, 25 Jun 2019 17:07:28 -0400 Received: from mga05.intel.com ([192.55.52.43]:32109 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725782AbfFYVH2 (ORCPT ); Tue, 25 Jun 2019 17:07:28 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga105.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Jun 2019 14:07:27 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.63,417,1557212400"; d="scan'208";a="172495906" Received: from ray.jf.intel.com (HELO [10.7.201.139]) ([10.7.201.139]) by orsmga002.jf.intel.com with ESMTP; 25 Jun 2019 14:07:26 -0700 Subject: Re: [PATCH 3/9] x86/mm/tlb: Refactor common code into flush_tlb_on_cpus() To: Nadav Amit , Peter Zijlstra , Andy Lutomirski Cc: linux-kernel@vger.kernel.org, Ingo Molnar , Borislav Petkov , x86@kernel.org, Thomas Gleixner , Dave Hansen References: <20190613064813.8102-1-namit@vmware.com> <20190613064813.8102-4-namit@vmware.com> From: Dave Hansen Openpgp: preference=signencrypt Autocrypt: addr=dave.hansen@intel.com; keydata= mQINBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABtEVEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gKEludGVsIFdvcmsgQWRkcmVzcykgPGRhdmUuaGFuc2VuQGludGVs LmNvbT6JAjgEEwECACIFAlQ+9J0CGwMGCwkIBwMCBhUIAgkKCwQWAgMBAh4BAheAAAoJEGg1 lTBwyZKwLZUP/0dnbhDc229u2u6WtK1s1cSd9WsflGXGagkR6liJ4um3XCfYWDHvIdkHYC1t MNcVHFBwmQkawxsYvgO8kXT3SaFZe4ISfB4K4CL2qp4JO+nJdlFUbZI7cz/Td9z8nHjMcWYF IQuTsWOLs/LBMTs+ANumibtw6UkiGVD3dfHJAOPNApjVr+M0P/lVmTeP8w0uVcd2syiaU5jB aht9CYATn+ytFGWZnBEEQFnqcibIaOrmoBLu2b3fKJEd8Jp7NHDSIdrvrMjYynmc6sZKUqH2 I1qOevaa8jUg7wlLJAWGfIqnu85kkqrVOkbNbk4TPub7VOqA6qG5GCNEIv6ZY7HLYd/vAkVY E8Plzq/NwLAuOWxvGrOl7OPuwVeR4hBDfcrNb990MFPpjGgACzAZyjdmYoMu8j3/MAEW4P0z F5+EYJAOZ+z212y1pchNNauehORXgjrNKsZwxwKpPY9qb84E3O9KYpwfATsqOoQ6tTgr+1BR CCwP712H+E9U5HJ0iibN/CDZFVPL1bRerHziuwuQuvE0qWg0+0SChFe9oq0KAwEkVs6ZDMB2 P16MieEEQ6StQRlvy2YBv80L1TMl3T90Bo1UUn6ARXEpcbFE0/aORH/jEXcRteb+vuik5UGY 5TsyLYdPur3TXm7XDBdmmyQVJjnJKYK9AQxj95KlXLVO38lcuQINBFRjzmoBEACyAxbvUEhd GDGNg0JhDdezyTdN8C9BFsdxyTLnSH31NRiyp1QtuxvcqGZjb2trDVuCbIzRrgMZLVgo3upr MIOx1CXEgmn23Zhh0EpdVHM8IKx9Z7V0r+rrpRWFE8/wQZngKYVi49PGoZj50ZEifEJ5qn/H Nsp2+Y+bTUjDdgWMATg9DiFMyv8fvoqgNsNyrrZTnSgoLzdxr89FGHZCoSoAK8gfgFHuO54B lI8QOfPDG9WDPJ66HCodjTlBEr/Cwq6GruxS5i2Y33YVqxvFvDa1tUtl+iJ2SWKS9kCai2DR 3BwVONJEYSDQaven/EHMlY1q8Vln3lGPsS11vSUK3QcNJjmrgYxH5KsVsf6PNRj9mp8Z1kIG qjRx08+nnyStWC0gZH6NrYyS9rpqH3j+hA2WcI7De51L4Rv9pFwzp161mvtc6eC/GxaiUGuH BNAVP0PY0fqvIC68p3rLIAW3f97uv4ce2RSQ7LbsPsimOeCo/5vgS6YQsj83E+AipPr09Caj 0hloj+hFoqiticNpmsxdWKoOsV0PftcQvBCCYuhKbZV9s5hjt9qn8CE86A5g5KqDf83Fxqm/ vXKgHNFHE5zgXGZnrmaf6resQzbvJHO0Fb0CcIohzrpPaL3YepcLDoCCgElGMGQjdCcSQ+Ci FCRl0Bvyj1YZUql+ZkptgGjikQARAQABiQIfBBgBAgAJBQJUY85qAhsMAAoJEGg1lTBwyZKw l4IQAIKHs/9po4spZDFyfDjunimEhVHqlUt7ggR1Hsl/tkvTSze8pI1P6dGp2XW6AnH1iayn yRcoyT0ZJ+Zmm4xAH1zqKjWplzqdb/dO28qk0bPso8+1oPO8oDhLm1+tY+cOvufXkBTm+whm +AyNTjaCRt6aSMnA/QHVGSJ8grrTJCoACVNhnXg/R0g90g8iV8Q+IBZyDkG0tBThaDdw1B2l asInUTeb9EiVfL/Zjdg5VWiF9LL7iS+9hTeVdR09vThQ/DhVbCNxVk+DtyBHsjOKifrVsYep WpRGBIAu3bK8eXtyvrw1igWTNs2wazJ71+0z2jMzbclKAyRHKU9JdN6Hkkgr2nPb561yjcB8 sIq1pFXKyO+nKy6SZYxOvHxCcjk2fkw6UmPU6/j/nQlj2lfOAgNVKuDLothIxzi8pndB8Jju KktE5HJqUUMXePkAYIxEQ0mMc8Po7tuXdejgPMwgP7x65xtfEqI0RuzbUioFltsp1jUaRwQZ MTsCeQDdjpgHsj+P2ZDeEKCbma4m6Ez/YWs4+zDm1X8uZDkZcfQlD9NldbKDJEXLIjYWo1PH hYepSffIWPyvBMBTW2W5FRjJ4vLRrJSUoEfJuPQ3vW9Y73foyo/qFoURHO48AinGPZ7PC7TF vUaNOTjKedrqHkaOcqB185ahG2had0xnFsDPlx5y Message-ID: <9079f1f2-103b-42ca-853e-07ae2566eb72@intel.com> Date: Tue, 25 Jun 2019 14:07:27 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.1 MIME-Version: 1.0 In-Reply-To: <20190613064813.8102-4-namit@vmware.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 6/12/19 11:48 PM, Nadav Amit wrote: > diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c > index 91f6db92554c..c34bcf03f06f 100644 > --- a/arch/x86/mm/tlb.c > +++ b/arch/x86/mm/tlb.c > @@ -734,7 +734,11 @@ static inline struct flush_tlb_info *get_flush_tlb_info(struct mm_struct *mm, > unsigned int stride_shift, bool freed_tables, > u64 new_tlb_gen) > { > - struct flush_tlb_info *info = this_cpu_ptr(&flush_tlb_info); > + struct flush_tlb_info *info; > + > + preempt_disable(); > + > + info = this_cpu_ptr(&flush_tlb_info); > > #ifdef CONFIG_DEBUG_VM > /* > @@ -762,6 +766,23 @@ static inline void put_flush_tlb_info(void) > barrier(); > this_cpu_dec(flush_tlb_info_idx); > #endif > + preempt_enable(); > +} The addition of this disable/enable pair is unchangelogged and uncommented. I think it makes sense since we do need to make sure we stay on this CPU, but it would be nice to mention. > +static void flush_tlb_on_cpus(const cpumask_t *cpumask, > + const struct flush_tlb_info *info) > +{ Might be nice to mention that preempt must be disabled. It's kinda implied from the smp_processor_id(), but being explicit is always nice too. > + int this_cpu = smp_processor_id(); > + > + if (cpumask_test_cpu(this_cpu, cpumask)) { > + lockdep_assert_irqs_enabled(); > + local_irq_disable(); > + flush_tlb_func_local(info, TLB_LOCAL_MM_SHOOTDOWN); > + local_irq_enable(); > + } > + > + if (cpumask_any_but(cpumask, this_cpu) < nr_cpu_ids) > + flush_tlb_others(cpumask, info); > } > > void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start, > @@ -770,9 +791,6 @@ void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start, > { > struct flush_tlb_info *info; > u64 new_tlb_gen; > - int cpu; > - > - cpu = get_cpu(); > > /* Should we flush just the requested range? */ > if ((end == TLB_FLUSH_ALL) || > @@ -787,18 +805,18 @@ void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start, > info = get_flush_tlb_info(mm, start, end, stride_shift, freed_tables, > new_tlb_gen); > > - if (mm == this_cpu_read(cpu_tlbstate.loaded_mm)) { > - lockdep_assert_irqs_enabled(); > - local_irq_disable(); > - flush_tlb_func_local(info, TLB_LOCAL_MM_SHOOTDOWN); > - local_irq_enable(); > - } > + /* > + * Assert that mm_cpumask() corresponds with the loaded mm. We got one > + * exception: for init_mm we do not need to flush anything, and the > + * cpumask does not correspond with loaded_mm. > + */ > + VM_WARN_ON_ONCE(cpumask_test_cpu(smp_processor_id(), mm_cpumask(mm)) != > + (mm == this_cpu_read(cpu_tlbstate.loaded_mm)) && > + mm != &init_mm); Very very cool. You thought "these should be equivalent", and you added a corresponding warning to ensure they are. > - if (cpumask_any_but(mm_cpumask(mm), cpu) < nr_cpu_ids) > - flush_tlb_others(mm_cpumask(mm), info); > + flush_tlb_on_cpus(mm_cpumask(mm), info); > > put_flush_tlb_info(); > - put_cpu(); > } Reviewed-by: Dave Hansen