Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp999755ybd; Wed, 26 Jun 2019 09:25:19 -0700 (PDT) X-Google-Smtp-Source: APXvYqyE0uoIjckmi3KXZzWcbS2wPSXa0G6yXg7oxJlOoQg7BmGikKeLiXm3LYDMTWhbDfmBRpXp X-Received: by 2002:a63:db49:: with SMTP id x9mr3643223pgi.93.1561566319638; Wed, 26 Jun 2019 09:25:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561566319; cv=none; d=google.com; s=arc-20160816; b=GyOen+vvH9D+89wU/Go08uS5XCUdjK8yJ3WhFpiiqduWu7mAWj1XVWoMRiWo8otPyY ibzftuxwlT9bpY3D3SnzT9HsaX4/j2MBR7eDCXouO6KgA5HqKdDgGSQthzok7MH9hCeg VfGT91gr6/mkUZgduGvXbUR9VxeV0xD2g/WfjI5OSe/e0YXP23fRQScEX96anj58ZSq9 GYLwJlrQf2+RkZy0gRRq6Lm8ynRX4Jt2e4id9FaJLCSc9CFUKK/e64hOybT7gO+WXqUM 8uEkBk8+mrSV5gh0EcYiKXSHJv2ES5+5Zvj7cmmvSmDBqFmFhJE9WZf82JjhJQLvKGMs 6Aag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=unzcFmDvyb0Igqj5N6CJPJTHypx2qDuU3pNbmymnS0k=; b=TSEewx0Hlt7tt3rj1ePISAuN8qkNTmsVynKngsiaP5EqILySnfTdUljoUUT4nK+GQB /WKRJNFAU8GPKNz1lZD9lz/KE9zPtHN/MRhxFav2iM5T+iwpDTISroegr9FRx9HyFU2E Fu9ymDFuPTDiZ6BveiLXj/xwq7DXYk3UhRXb+xCk12QJ4M5/4gsJUM9mS6BzSG8q/gNi ZWni0tFxh4bihGsqG4fE073+uanbB32ht7tHOYUXnPU2PBo7R5m9tse9seOz+InOyDz1 oac7JMv+EsJwofnSNxPhBHS5X0JyQL1R6P2Cfozwpc3ONDoA4UNjZV+tZQoj34BElwGj UDbQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v4si3584233plp.212.2019.06.26.09.25.03; Wed, 26 Jun 2019 09:25:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726368AbfFZQXp (ORCPT + 99 others); Wed, 26 Jun 2019 12:23:45 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:37948 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725958AbfFZQXp (ORCPT ); Wed, 26 Jun 2019 12:23:45 -0400 Received: from localhost (unknown [IPv6:2a01:e0a:2c:6930:5cf4:84a1:2763:fe0d]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: bbrezillon) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 155F72753CB; Wed, 26 Jun 2019 17:23:43 +0100 (BST) Date: Wed, 26 Jun 2019 18:23:39 +0200 From: Boris Brezillon To: Qii Wang Cc: , , , , , , , , , , , Subject: Re: [PATCH v2 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings Message-ID: <20190626182339.0c6301a2@collabora.com> In-Reply-To: <1561527388-4829-2-git-send-email-qii.wang@mediatek.com> References: <1561527388-4829-1-git-send-email-qii.wang@mediatek.com> <1561527388-4829-2-git-send-email-qii.wang@mediatek.com> Organization: Collabora X-Mailer: Claws Mail 3.17.3 (GTK+ 2.24.32; x86_64-redhat-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 26 Jun 2019 13:36:27 +0800 Qii Wang wrote: > Document MediaTek I3C master DT bindings. > > Signed-off-by: Qii Wang > --- > .../devicetree/bindings/i3c/mtk,i3c-master.txt | 47 ++++++++++++++++++++ > 1 file changed, 47 insertions(+) > create mode 100644 Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt > > diff --git a/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt > new file mode 100644 > index 0000000..3fd4f17 > --- /dev/null > +++ b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt > @@ -0,0 +1,47 @@ > +Bindings for MediaTek I3C master block > +===================================== > + > +Required properties: > +-------------------- > +- compatible: shall be "mediatek,i3c-master" > +- reg: physical base address of the controller and apdma base, length of > + memory mapped region. > +- reg-names: should be "main" for controller and "dma" for apdma. > +- interrupts: interrupt number to the cpu. Depending on the interrupt controller, each interrupt cell might contain more than just the interrupt number. > +- clocks: clock name from clock manager. This property does not contain clock names but clk references. > +- clock-names: must include "main" and "dma". > + > +Mandatory properties defined by the generic binding (see > +Documentation/devicetree/bindings/i3c/i3c.txt for more details): > + > +- #address-cells: shall be set to 3 > +- #size-cells: shall be set to 0 > + > +Optional properties defined by the generic binding (see > +Documentation/devicetree/bindings/i3c/i3c.txt for more details): > + > +- i2c-scl-hz > +- i3c-scl-hz > + > +I3C device connected on the bus follow the generic description (see > +Documentation/devicetree/bindings/i3c/i3c.txt for more details). > + > +Example: > + > + i3c0: i3c@1100d000 { > + compatible = "mediatek,i3c-master"; > + reg = <0x1100d000 0x100>, > + <0x11000300 0x80>; > + reg-names = "main", "dma"; > + interrupts = ; > + clocks = <&i3c0_ck>, <&ap_dma_ck>; > + clock-names = "main", "dma"; > + #address-cells = <1>; > + #size-cells = <0>; > + i2c-scl-hz = <100000>; > + > + nunchuk: nunchuk@52 { > + compatible = "nintendo,nunchuk"; > + reg = <0x52 0x80000010 0>; reg is wrong here, should be reg = <0x52 0x0 0x10>; While at it, can you send a patch to fix the example in the cadence binding doc? > + }; > + };