Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp1767415ybd; Thu, 27 Jun 2019 01:03:12 -0700 (PDT) X-Google-Smtp-Source: APXvYqy2prrgbxWwdzMQ0myd553LEWBWGcumfyNe3S/5vMHvglaUy/a/8UaztRfR2u5MNoPVpVtl X-Received: by 2002:a17:90a:9b8a:: with SMTP id g10mr4362404pjp.66.1561622591945; Thu, 27 Jun 2019 01:03:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561622591; cv=none; d=google.com; s=arc-20160816; b=UQY+McDuYXurTq+20qxvfUZJUrOhnG8xNjiZK/TfOd0ecnJrjHTroog6qN53ftFTlT hRANU5CKGhcBy5kMtaCyblf38nMobMO50HlOt/HZ0r2NVkA0LIVqXiJHujMNVz4NM4h4 99gHw9QZZ6KmHYWZVrOx1IjgBOhrnXnvU68K5oH/V0PYJPoqz95REZXJy64Vd12I00sB MxLlHNWZFM7oMbCDhZ8m8A2eXBdYU7no2EqnAJfsioz/HwWP51yQMnx/Rg/OdRh7yjuM caRxmw81jYstpFQYg9iv9n5ftE1RHg6HkBFCWfCOWla2TfY7OmK6ef7EWWWN3+tagYzZ bxEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=A92jtQ0eYLIgXTq7thvgsXNGHMy1j+BCWwWmUaGhhr4=; b=Hx2cUwwPvuDIEW7j4J4gaRtOz75PNoAO06xiH/AvyV87YLZuWHXpZCMiX2cpjUGMrn CqZprrZgzeS2tJvgFHCObwrl0g1W0rO42saJ38sWEnIwn10dghjGcU5FNDWLQ/kac0dN EaQgLImVU449AD2Wt050BJLioRClZ7XcQrudD6FE8OX+Zs235olNvcrDea4Q/DxC9IgG 13Im7mH4DCbU9tcrUvMVWZsE9y7w4ON7wfllH9nSLB1S+rHzDHPphXgpso0n14PmkpXE lJgAFie4fbG8KSmV/5b2nL5OefLC73ynROUZmu6cpBi4OJlSj/G4GB8yEIDedIO01BCq qBqA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bg10si581739plb.160.2019.06.27.01.02.52; Thu, 27 Jun 2019 01:03:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726511AbfF0IBh (ORCPT + 99 others); Thu, 27 Jun 2019 04:01:37 -0400 Received: from mailgw02.mediatek.com ([1.203.163.81]:57889 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726440AbfF0IBf (ORCPT ); Thu, 27 Jun 2019 04:01:35 -0400 X-UUID: 6c48dcc19871437c8197548581758b0b-20190627 X-UUID: 6c48dcc19871437c8197548581758b0b-20190627 Received: from mtkcas35.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 310718989; Thu, 27 Jun 2019 16:01:23 +0800 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS33N2.mediatek.inc (172.27.4.76) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 27 Jun 2019 16:01:22 +0800 Received: from mszsdclx1018.gcn.mediatek.inc (172.27.4.253) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Thu, 27 Jun 2019 16:01:20 +0800 From: Jitao Shi To: Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , , David Airlie , Matthias Brugger CC: Jitao Shi , Thierry Reding , Ajay Kumar , Inki Dae , Rahul Sharma , Sean Paul , Vincent Palatin , Andy Yan , Philipp Zabel , Russell King , , , , , , , Sascha Hauer , , , , , , Subject: [v5 2/7] drm/mediatek: fixes CMDQ reg address of mt8173 is different with mt2701 Date: Thu, 27 Jun 2019 16:01:10 +0800 Message-ID: <20190627080116.40264-3-jitao.shi@mediatek.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190627080116.40264-1-jitao.shi@mediatek.com> References: <20190627080116.40264-1-jitao.shi@mediatek.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Config the different CMDQ reg address in driver data. Signed-off-by: Jitao Shi --- drivers/gpu/drm/mediatek/mtk_dsi.c | 29 ++++++++++++++++++++++++----- 1 file changed, 24 insertions(+), 5 deletions(-) diff --git a/drivers/gpu/drm/mediatek/mtk_dsi.c b/drivers/gpu/drm/mediatek/mtk_dsi.c index 595b3b047c7b..bd37d823c762 100644 --- a/drivers/gpu/drm/mediatek/mtk_dsi.c +++ b/drivers/gpu/drm/mediatek/mtk_dsi.c @@ -131,7 +131,6 @@ #define VM_CMD_EN BIT(0) #define TS_VFP_EN BIT(5) -#define DSI_CMDQ0 0x180 #define CONFIG (0xff << 0) #define SHORT_PACKET 0 #define LONG_PACKET 2 @@ -156,6 +155,10 @@ struct phy; +struct mtk_dsi_driver_data { + const u32 reg_cmdq_off; +}; + struct mtk_dsi { struct mtk_ddp_comp ddp_comp; struct device *dev; @@ -182,6 +185,7 @@ struct mtk_dsi { bool enabled; u32 irq_data; wait_queue_head_t irq_wait_queue; + const struct mtk_dsi_driver_data *driver_data; }; static inline struct mtk_dsi *encoder_to_dsi(struct drm_encoder *e) @@ -934,6 +938,7 @@ static void mtk_dsi_cmdq(struct mtk_dsi *dsi, const struct mipi_dsi_msg *msg) const char *tx_buf = msg->tx_buf; u8 config, cmdq_size, cmdq_off, type = msg->type; u32 reg_val, cmdq_mask, i; + u32 reg_cmdq_off = dsi->driver_data->reg_cmdq_off; if (MTK_DSI_HOST_IS_READ(type)) config = BTA; @@ -953,9 +958,11 @@ static void mtk_dsi_cmdq(struct mtk_dsi *dsi, const struct mipi_dsi_msg *msg) } for (i = 0; i < msg->tx_len; i++) - writeb(tx_buf[i], dsi->regs + DSI_CMDQ0 + cmdq_off + i); + mtk_dsi_mask(dsi, (reg_cmdq_off + cmdq_off + i) & (~0x3U), + (0xffUL << (((i + cmdq_off) & 3U) * 8U)), + tx_buf[i] << (((i + cmdq_off) & 3U) * 8U)); - mtk_dsi_mask(dsi, DSI_CMDQ0, cmdq_mask, reg_val); + mtk_dsi_mask(dsi, reg_cmdq_off, cmdq_mask, reg_val); mtk_dsi_mask(dsi, DSI_CMDQ_SIZE, CMDQ_SIZE, cmdq_size); } @@ -1099,6 +1106,8 @@ static int mtk_dsi_probe(struct platform_device *pdev) if (ret) goto err_unregister_host; + dsi->driver_data = of_device_get_match_data(dev); + dsi->engine_clk = devm_clk_get(dev, "engine"); if (IS_ERR(dsi->engine_clk)) { ret = PTR_ERR(dsi->engine_clk); @@ -1192,9 +1201,19 @@ static int mtk_dsi_remove(struct platform_device *pdev) return 0; } +static const struct mtk_dsi_driver_data mt8173_dsi_driver_data = { + .reg_cmdq_off = 0x200, +}; + +static const struct mtk_dsi_driver_data mt2701_dsi_driver_data = { + .reg_cmdq_off = 0x180, +}; + static const struct of_device_id mtk_dsi_of_match[] = { - { .compatible = "mediatek,mt2701-dsi" }, - { .compatible = "mediatek,mt8173-dsi" }, + { .compatible = "mediatek,mt2701-dsi", + .data = &mt2701_dsi_driver_data }, + { .compatible = "mediatek,mt8173-dsi", + .data = &mt8173_dsi_driver_data }, { }, }; -- 2.21.0