Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp2759624ybd; Thu, 27 Jun 2019 19:14:33 -0700 (PDT) X-Google-Smtp-Source: APXvYqzSmI1duiiYJbJe0F1zijRmpnzVV+PcXvBqqMyZALO2aVQ/lARoBzQtMRe1RbSqJplQaAKn X-Received: by 2002:a17:90a:8a8e:: with SMTP id x14mr9679691pjn.103.1561688073035; Thu, 27 Jun 2019 19:14:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561688073; cv=none; d=google.com; s=arc-20160816; b=pxQiL3OzAOkkkmygnlDtjUVyA+GxcISUMVdI40sTjGXgFXim3uyVDJOP2BZt1GXhoU vh0lpan6ElQc1jGkxczgjvU2Gee9+KyF97SEI3/F3nW2ofb3d1rPCv1GDCCLcBfJ2E74 qMFfsb3t7irAwyAh6Yx4gpuKyunzKT1mWdzkfF6aGXF7DzPfN6hkucRQOIZmqJoVSOmt g3m0JwmZnIzqS9B3ymknn4Gi6QsXYDEzP8lV0XnaxLtVX3LOTDL0YRlUI91mkOKzk6X3 GjG8w8Ct6YOrBngMF/aTSYgaG0QW8BGnOMz6jRqnnCpgdB0H8chjXRY61YqjmYpKrPga Iqeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; b=YNSf16Pcme5DHnm8WXnu/WW0zw5kkMZcrIZk8OwIkhCa6pOJUZH+Ee5xg+BjMDMU/x FZp8I8Ggi2qDTQYmZVy7qG5WHnNeM/bv7NMFFjoEdGZDeC1uI/lcv2scWu13Aks/xFhh ovy0SJmWZVhh7XAiCOXP5dglnLfOMWeMEN+v0rgxwgJX/C6JgePUBWJK1EVMmZ0M8QoQ 1XiRWrtNaAYSnrCpBFAvhE3/F7DcLz6E1YeOJ2XPsvGbK5eGNz/MmV35H3UMObgW5/SK O9SXrYxkr0o0niPynVZ9kMvZ7ZRp8ioft7NWbJRkWiufUZv9yX+pyUqStmAb/oNO0/0n yk6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=EWysqwD2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b69si723581pjc.104.2019.06.27.19.14.17; Thu, 27 Jun 2019 19:14:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=EWysqwD2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726710AbfF1CNk (ORCPT + 99 others); Thu, 27 Jun 2019 22:13:40 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:17629 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726646AbfF1CNh (ORCPT ); Thu, 27 Jun 2019 22:13:37 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 27 Jun 2019 19:13:35 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 27 Jun 2019 19:13:35 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 27 Jun 2019 19:13:35 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 28 Jun 2019 02:13:35 +0000 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 28 Jun 2019 02:13:35 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Fri, 28 Jun 2019 02:13:35 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.110.102.155]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 27 Jun 2019 19:13:35 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , , , , , , , , , , , Subject: [PATCH V5 12/18] soc/tegra: pmc: Allow support for more tegra wake Date: Thu, 27 Jun 2019 19:12:46 -0700 Message-ID: <1561687972-19319-13-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1561687972-19319-1-git-send-email-skomatineni@nvidia.com> References: <1561687972-19319-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1561688015; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=EWysqwD20Hw+TrWjze8+lirhX1q7Wr0zQjD/3DWWlzX5VZ1ARs/TL0SiGs9y/NKGe nWZV5w66pjgJul5UW8mHwnzx7ogsrRC9dekpauXW83IBOOzZnSGD/yxu2de1Y9KjOg ksX9FMK3G6/E3hSFVK5GSuMMEioqRQnIO0yGtyri1S+unh4VWsskQsdSEYUXOlO1+u sDOXrHFHIs/aYFS7OiBSao7cj04xl6p45bp3B1zG8eQPpl86lOUPRlDkhvnHauTqfp 13Vv4v3lNeY5lupg825EdDmiPmzHqvYhmZNZKnQeUZK6zp3frITTskmmhDw7CJ2Wo0 a2rkHrsAJdFqw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch allows to create separate irq_set_wake and irq_set_type implementations for different tegra designs PMC that has different wake models which require difference wake registers and different programming sequence. AOWAKE model support is available for Tegra186 and Tegra194 only and it resides within PMC and supports tiered wake architecture. Tegra210 and prior tegra designs uses PMC directly to receive wake events and coordinate the wake sequence. Signed-off-by: Sowjanya Komatineni --- drivers/soc/tegra/pmc.c | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index 9f9c1c677cf4..91c84d0e66ae 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -226,6 +226,8 @@ struct tegra_pmc_soc { void (*setup_irq_polarity)(struct tegra_pmc *pmc, struct device_node *np, bool invert); + int (*irq_set_wake)(struct irq_data *data, unsigned int on); + int (*irq_set_type)(struct irq_data *data, unsigned int type); const char * const *reset_sources; unsigned int num_reset_sources; @@ -1920,7 +1922,7 @@ static const struct irq_domain_ops tegra_pmc_irq_domain_ops = { .alloc = tegra_pmc_irq_alloc, }; -static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) +static int tegra186_pmc_irq_set_wake(struct irq_data *data, unsigned int on) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); unsigned int offset, bit; @@ -1952,7 +1954,7 @@ static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) return 0; } -static int tegra_pmc_irq_set_type(struct irq_data *data, unsigned int type) +static int tegra186_pmc_irq_set_type(struct irq_data *data, unsigned int type) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); u32 value; @@ -2006,8 +2008,8 @@ static int tegra_pmc_irq_init(struct tegra_pmc *pmc) pmc->irq.irq_unmask = irq_chip_unmask_parent; pmc->irq.irq_eoi = irq_chip_eoi_parent; pmc->irq.irq_set_affinity = irq_chip_set_affinity_parent; - pmc->irq.irq_set_type = tegra_pmc_irq_set_type; - pmc->irq.irq_set_wake = tegra_pmc_irq_set_wake; + pmc->irq.irq_set_type = pmc->soc->irq_set_type; + pmc->irq.irq_set_wake = pmc->soc->irq_set_wake; pmc->domain = irq_domain_add_hierarchy(parent, 0, 96, pmc->dev->of_node, &tegra_pmc_irq_domain_ops, pmc); @@ -2680,6 +2682,8 @@ static const struct tegra_pmc_soc tegra186_pmc_soc = { .regs = &tegra186_pmc_regs, .init = NULL, .setup_irq_polarity = tegra186_pmc_setup_irq_polarity, + .irq_set_wake = tegra186_pmc_irq_set_wake, + .irq_set_type = tegra186_pmc_irq_set_type, .reset_sources = tegra186_reset_sources, .num_reset_sources = ARRAY_SIZE(tegra186_reset_sources), .reset_levels = tegra186_reset_levels, -- 2.7.4