Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp2814417ybd; Thu, 27 Jun 2019 20:37:43 -0700 (PDT) X-Google-Smtp-Source: APXvYqw02iQswysEABlYzU59Jt15GH7KdYdcS/dra1MvZaCZ7UrlYVUJQKodb3XbMJhEbLD9SVNa X-Received: by 2002:a63:7b4e:: with SMTP id k14mr7141436pgn.159.1561693063229; Thu, 27 Jun 2019 20:37:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561693063; cv=none; d=google.com; s=arc-20160816; b=BFcbjVXmzoSrkZB68Zqll/UmvPhYa1heTeGPn7rGckmMnEvlMi5atszzKAL343EbmG 87UvzxmwuWzQjYTsDnIBp7wUybAbjZ2CksDlJwoM/uuF11e+uvnLYgHMvZzXWDfB4ZVd vLpaCseV8AqQ1k4OVUpZD4lt1JBvDe3SNRK2RAXSyHS7vyBmD8W5aoTCZLfQHJfs5Ic9 vKIgXOHz+K+U5Tyhlas0DA5wk4kLOrWya/AlUV42Eawjmv9g2xBZnF306LkaD9tUNkLI FeymCT+O6zy25AoI3O6eL2+vDvgX9FWmZueKcPKYNksxC5llV4GuDC+L3liwnZ9MXNb2 r5AA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=PiyAgPc3Y6VfJvEA5qbu++UO19na2eZZ7NhA7Nk1ISQ=; b=yMDtj7AG6yoJbzCD/b6jT87Lof7J0apZm17+BOGo/8cR7btdmaAxE/g8/0Azq3wmTN WTip6Ft/SbiI3uocq/ddnjPbKHdSrBt+TNkL7sp0Wn50TYiCqBRQjz1bVtq35aEKnMpB 8maHW8EDALB9d2J9uf+ftN6fCLXlVw0+xm3Ohc/GCy524YF1wvO5N0mjargCtwJglS1P 2j7xK0di+sjyrxH55VTnsu78lMI5sBjBhpeAjjfOFuuJEQgpMzmS/ouL311WgJ+SXqS/ 8yrTpWzeV3+tksn5BrIZ1MX+piBhcNrakiQtGeXSUZi+V28CvAVKqJKDaMh8MbToXFe4 qUig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cd16si928663plb.72.2019.06.27.20.37.27; Thu, 27 Jun 2019 20:37:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726983AbfF1DhN (ORCPT + 99 others); Thu, 27 Jun 2019 23:37:13 -0400 Received: from inva020.nxp.com ([92.121.34.13]:49728 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726565AbfF1DhN (ORCPT ); Thu, 27 Jun 2019 23:37:13 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 71D601A1046; Fri, 28 Jun 2019 05:37:11 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 9F1CA1A0F05; Fri, 28 Jun 2019 05:37:01 +0200 (CEST) Received: from titan.ap.freescale.net (TITAN.ap.freescale.net [10.192.208.233]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id A6B1D402FB; Fri, 28 Jun 2019 11:36:49 +0800 (SGT) From: Anson.Huang@nxp.com To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, leonard.crestez@nxp.com, viresh.kumar@linaro.org, ping.bai@nxp.com, daniel.baluta@nxp.com, l.stach@pengutronix.de, abel.vesa@nxp.com, andrew.smirnov@gmail.com, ccaione@baylibre.com, angus@akkea.ca, agx@sigxcpu.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH 1/2] arm64: dts: imx8mq: Correct OPP table according to latest datasheet Date: Fri, 28 Jun 2019 11:27:59 +0800 Message-Id: <20190628032800.8428-1-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.14.1 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Anson Huang According to latest datasheet (Rev.1, 10/2018) from below links, in the consumer datasheet, 1.5GHz is mentioned as highest opp but depends on speed grading fuse, and in the industrial datasheet, 1.3GHz is mentioned as highest opp but depends on speed grading fuse. 1.5GHz and 1.3GHz opp use same voltage, so no need for consumer part to support 1.3GHz opp, with same voltage, CPU should run at highest frequency in order to go into idle as quick as possible, this can save power. That means for consumer part, 1GHz/1.5GHz are supported, for industrial part, 800MHz/1.3GHz are supported, and then check the speed grading fuse to limit the highest CPU frequency further. Correct the market segment bits in opp table to make them work according to datasheets. https://www.nxp.com/docs/en/data-sheet/IMX8MDQLQIEC.pdf https://www.nxp.com/docs/en/data-sheet/IMX8MDQLQCEC.pdf Fixes: 12629c5c3749 ("arm64: dts: imx8mq: Add cpu speed grading and all OPPs") Signed-off-by: Anson Huang --- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index 9d99191..bea53bc 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -169,7 +169,8 @@ opp-1300000000 { opp-hz = /bits/ 64 <1300000000>; opp-microvolt = <1000000>; - opp-supported-hw = <0xc>, <0x7>; + /* Industrial only but rely on speed grading */ + opp-supported-hw = <0xc>, <0x4>; clock-latency-ns = <150000>; }; @@ -177,7 +178,7 @@ opp-hz = /bits/ 64 <1500000000>; opp-microvolt = <1000000>; /* Consumer only but rely on speed grading */ - opp-supported-hw = <0x8>, <0x7>; + opp-supported-hw = <0x8>, <0x3>; clock-latency-ns = <150000>; }; }; -- 2.7.4