Received: by 2002:a25:f815:0:0:0:0:0 with SMTP id u21csp3378373ybd; Fri, 28 Jun 2019 07:37:48 -0700 (PDT) X-Google-Smtp-Source: APXvYqyJ+Rlg0QSEBjUFgZJioJD6ed0x1s01YU1ZipbquKBwADEqQrqQWx5zzk+mOrdqmSuJBv2I X-Received: by 2002:a17:90a:cf0d:: with SMTP id h13mr13605228pju.63.1561732668393; Fri, 28 Jun 2019 07:37:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561732668; cv=none; d=google.com; s=arc-20160816; b=T+zzRjN+sBoOB822Nl7xahXZ1HigqgU4EfFN9xva5vharoUwnK3TpKj+PeugqKYNe7 MHyqL+CkkfQA/noLpJ5Z9RsMMXg+e3IvZ134wFRjYB38HXZvvXdqYuKQmDWBt6TW6Ug8 KJIeX1orxBq0gWS9Mbvao86TMxbI01r/0EeX8kvrINGRtSSjMfWA93nBK1dg9WPig7rx lHGe3onsJD3VbtJCobgcNQGPLmWBaCGkxViBFgSfrl6zegbQvSalcfNSoqsPZzVBQLEO PN74Qzy9uTXJfUw8swbU4jcNajlHYKkBxozdBIRkQbT0ZK2jWV12F2GWqI5VG4e1/zGE 3FUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=61Do/gD6zCSnh7DLwWe0m7OAqrti1IN517ZT5AzNLNc=; b=pPbEQQmnUB8IyqrCWhPcZUvXtaJbByWoPYHAmKv8lnj1qUwC19D17yI/8m7Yvv2ICo Hul+OHI3fpFwHQ6PzDqiQ1Zr/6OsQ+WXDHp+K6UZvzMkEt97674LVceTwXCgTiD+henB uAYVGLSArDZRynfxU/XEHZPmVD0+4Y/EE6Tt4sp5Dg+3abfLAmbR0o7sXCN1IRjcxqbj DqjWWECLb8WvF4kS0fHCMdRaNwTrDOh6WP59vpWBcYyKOfrY6jfItJ1kvZaWosZnNkFT r9EHVcBkFUD5pgP/vqAAeP95hTyKr4Bn0rUMpApD+xrBZh+XfHxFypyXtHIKb/NaDw4g Ycxw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=AufLqk1S; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g12si2180999pgd.488.2019.06.28.07.37.30; Fri, 28 Jun 2019 07:37:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=AufLqk1S; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726818AbfF1OhY (ORCPT + 99 others); Fri, 28 Jun 2019 10:37:24 -0400 Received: from mail-pl1-f195.google.com ([209.85.214.195]:37430 "EHLO mail-pl1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726616AbfF1OhX (ORCPT ); Fri, 28 Jun 2019 10:37:23 -0400 Received: by mail-pl1-f195.google.com with SMTP id bh12so3351431plb.4; Fri, 28 Jun 2019 07:37:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-transfer-encoding:content-language; bh=61Do/gD6zCSnh7DLwWe0m7OAqrti1IN517ZT5AzNLNc=; b=AufLqk1S/djwVuNUA6yukzZQwhhKGTn2eR4nAoVWi4WIozLmaDCZ1oSSYeDm9T/RxP pVMrT0YFvDGfV7e8FGwO4dvLMhc8bZyrvc24qG+6kO6FQQX504aYK4K/nTFClOAkqp1s 0idUpCebHnaGihAgfd9Feh2o9Za9DeDVp1+zq3rG8posIFflCuZPSbQQitZAazVhSpmP JEjjvh9V/veidWqFtUruRtxGvss/f/J1JzVtMlFP01RNqb7n1F84HNHDe3YV/sDKJRz5 BjHf9PCWqtNR4LCTAylMx9/ba8oro3668kS7iHfzRtWK1Cq1+ii9g53bFy8Qzkb9C7GO b/oQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-transfer-encoding :content-language; bh=61Do/gD6zCSnh7DLwWe0m7OAqrti1IN517ZT5AzNLNc=; b=PLImw6urbwB4ERGQuYXGIWU+tqSGjXwcQ7AiTCSF3Rj/M1VCI2zUueT4E92q1JpvDn QTB9djLUWB52wNpUDDPs58Q9NzG+HBJXyLQ6ozsdHCwn1oAQGeC8/ElofQyVMUxq/ZC3 y4ilnf9M+orZza5ykcVfnD26OhT5cKvJCNoxLCryR9Tmn+ScLV0MFthLjzoChcOryKIX P7N/9ChIQ2hXt3zTFdApwzz+eYtkUbh2FuV6UoUXSZ4QfaJTOk6oxxprhj52f+G1TUwr 4kiSoVBgqR5FX1X6f7x2pOoGq10fYWYLGFxMDsbuvq09IEJaC9MWUlh83fU399y+UBVK Bsyg== X-Gm-Message-State: APjAAAVlx7K0Qk0ch/+pZ8qoH+RKpZLASU+SdzkVe1uv/sj1gFf+VZn5 1MmDBnWzLbbIuuVV2PxtjqFzM49QsHBuNQ== X-Received: by 2002:a17:902:2868:: with SMTP id e95mr11256729plb.319.1561732642689; Fri, 28 Jun 2019 07:37:22 -0700 (PDT) Received: from [192.168.1.10] ([117.241.203.131]) by smtp.gmail.com with ESMTPSA id b126sm4582228pfa.126.2019.06.28.07.37.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 28 Jun 2019 07:37:22 -0700 (PDT) Subject: Re: [PATCH v2] Documentation:sh:convert register-banks.txt and new-machine.txt to rst format. To: Mauro Carvalho Chehab Cc: Yoshinori Sato , Rich Felker , Jonathan Corbet , linux-sh@vger.kernel.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, skhan@linuxfoundation.org, gregkh@linuxfoundation.org, linux-kernel-mentees@lists.linuxfoundation.org References: <20190627063347.11137-1-bnvandana@gmail.com> <20190628132459.5409-1-bnvandana@gmail.com> <20190628103915.3ce83637@coco.lan> From: Vandana BN Message-ID: Date: Fri, 28 Jun 2019 20:07:16 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.1 MIME-Version: 1.0 In-Reply-To: <20190628103915.3ce83637@coco.lan> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28/06/19 7:09 PM, Mauro Carvalho Chehab wrote: > Em Fri, 28 Jun 2019 18:54:59 +0530 > Vandana BN escreveu: > >> This patch converts new-machine.txt and register-banks.txt to ReST format, No content >> change. >> Added new-machine.rst and register-banks.rst to sh/index.rst >> >> Signed-off-by: Vandana BN >> --- >> Documentation/sh/index.rst | 6 + >> .../sh/{new-machine.txt => new-machine.rst} | 171 +++++++++--------- >> ...{register-banks.txt => register-banks.rst} | 8 +- >> 3 files changed, 100 insertions(+), 85 deletions(-) >> rename Documentation/sh/{new-machine.txt => new-machine.rst} (79%) >> rename Documentation/sh/{register-banks.txt => register-banks.rst} (90%) >> >> diff --git a/Documentation/sh/index.rst b/Documentation/sh/index.rst >> index bc8db7ba894a..25471d3fc294 100644 >> --- a/Documentation/sh/index.rst >> +++ b/Documentation/sh/index.rst >> @@ -57,3 +57,9 @@ Maple >> >> .. kernel-doc:: drivers/sh/maple/maple.c >> :export: >> + >> +.. toctree:: >> + :maxdepth: 2 >> + >> + new-machine >> + register-banks > Hmm... adding a toctree at the end doesn't seem the best thing to do. > > Adding it at the beginning (just after the title) would be a little > better, but IMHO, moving the kernel-doc markups to another file > would make it to look better. > > The remaining patch looks ok on my eyes. Thanks Mauro,  will create a new interfaces.rst file to move the kernel-doc markups. and have index.rst to have toctree . Will send a patch with these changes. > >> diff --git a/Documentation/sh/new-machine.txt b/Documentation/sh/new-machine.rst >> similarity index 79% >> rename from Documentation/sh/new-machine.txt >> rename to Documentation/sh/new-machine.rst >> index e0961a66130b..b16c33342642 100644 >> --- a/Documentation/sh/new-machine.txt >> +++ b/Documentation/sh/new-machine.rst >> @@ -1,8 +1,8 @@ >> +================================ >> +Adding a new board to LinuxSH >> +================================ >> >> - Adding a new board to LinuxSH >> - ================================ >> - >> - Paul Mundt >> +Paul Mundt >> >> This document attempts to outline what steps are necessary to add support >> for new boards to the LinuxSH port under the new 2.5 and 2.6 kernels. This >> @@ -19,65 +19,67 @@ include/asm-sh/. For the new kernel, things are broken out by board type, >> companion chip type, and CPU type. Looking at a tree view of this directory >> hierarchy looks like the following: >> >> -Board-specific code: >> - >> -. >> -|-- arch >> -| `-- sh >> -| `-- boards >> -| |-- adx >> -| | `-- board-specific files >> -| |-- bigsur >> -| | `-- board-specific files >> -| | >> -| ... more boards here ... >> -| >> -`-- include >> - `-- asm-sh >> - |-- adx >> - | `-- board-specific headers >> - |-- bigsur >> - | `-- board-specific headers >> - | >> - .. more boards here ... >> - >> -Next, for companion chips: >> -. >> -`-- arch >> - `-- sh >> - `-- cchips >> - `-- hd6446x >> - `-- hd64461 >> - `-- cchip-specific files >> +Board-specific code:: >> + >> + . >> + |-- arch >> + | `-- sh >> + | `-- boards >> + | |-- adx >> + | | `-- board-specific files >> + | |-- bigsur >> + | | `-- board-specific files >> + | | >> + | ... more boards here ... >> + | >> + `-- include >> + `-- asm-sh >> + |-- adx >> + | `-- board-specific headers >> + |-- bigsur >> + | `-- board-specific headers >> + | >> + .. more boards here ... >> + >> +Next, for companion chips:: >> + >> + . >> + `-- arch >> + `-- sh >> + `-- cchips >> + `-- hd6446x >> + `-- hd64461 >> + `-- cchip-specific files >> >> ... and so on. Headers for the companion chips are treated the same way as >> board-specific headers. Thus, include/asm-sh/hd64461 is home to all of the >> hd64461-specific headers. >> >> -Finally, CPU family support is also abstracted: >> -. >> -|-- arch >> -| `-- sh >> -| |-- kernel >> -| | `-- cpu >> -| | |-- sh2 >> -| | | `-- SH-2 generic files >> -| | |-- sh3 >> -| | | `-- SH-3 generic files >> -| | `-- sh4 >> -| | `-- SH-4 generic files >> -| `-- mm >> -| `-- This is also broken out per CPU family, so each family can >> -| have their own set of cache/tlb functions. >> -| >> -`-- include >> - `-- asm-sh >> - |-- cpu-sh2 >> - | `-- SH-2 specific headers >> - |-- cpu-sh3 >> - | `-- SH-3 specific headers >> - `-- cpu-sh4 >> - `-- SH-4 specific headers >> +Finally, CPU family support is also abstracted:: >> + >> + . >> + |-- arch >> + | `-- sh >> + | |-- kernel >> + | | `-- cpu >> + | | |-- sh2 >> + | | | `-- SH-2 generic files >> + | | |-- sh3 >> + | | | `-- SH-3 generic files >> + | | `-- sh4 >> + | | `-- SH-4 generic files >> + | `-- mm >> + | `-- This is also broken out per CPU family, so each family can >> + | have their own set of cache/tlb functions. >> + | >> + `-- include >> + `-- asm-sh >> + |-- cpu-sh2 >> + | `-- SH-2 specific headers >> + |-- cpu-sh3 >> + | `-- SH-3 specific headers >> + `-- cpu-sh4 >> + `-- SH-4 specific headers >> >> It should be noted that CPU subtypes are _not_ abstracted. Thus, these still >> need to be dealt with by the CPU family specific code. >> @@ -112,18 +114,20 @@ setup code, we're required at the very least to provide definitions for >> get_system_type() and platform_setup(). For our imaginary board, this >> might look something like: >> >> -/* >> - * arch/sh/boards/vapor/setup.c - Setup code for imaginary board >> - */ >> -#include >> +.. code-block:: c >> + >> + /* >> + * arch/sh/boards/vapor/setup.c - Setup code for imaginary board >> + */ >> + #include >> >> -const char *get_system_type(void) >> -{ >> - return "FooTech Vaporboard"; >> -} >> + const char *get_system_type(void) >> + { >> + return "FooTech Vaporboard"; >> + } >> >> -int __init platform_setup(void) >> -{ >> + int __init platform_setup(void) >> + { >> /* >> * If our hardware actually existed, we would do real >> * setup here. Though it's also sane to leave this empty >> @@ -136,7 +140,8 @@ int __init platform_setup(void) >> /* And whatever else ... */ >> >> return 0; >> -} >> + } >> + >> >> Our new imaginary board will also have to tie into the machvec in order for it >> to be of any use. >> @@ -172,16 +177,17 @@ sufficient. >> vector. >> >> Note that these prototypes are generated automatically by setting >> - __IO_PREFIX to something sensible. A typical example would be: >> + __IO_PREFIX to something sensible. A typical example would be:: >> >> #define __IO_PREFIX vapor >> #include >> >> + >> somewhere in the board-specific header. Any boards being ported that still >> have a legacy io.h should remove it entirely and switch to the new model. >> >> - Add machine vector definitions to the board's setup.c. At a bare minimum, >> - this must be defined as something like: >> + this must be defined as something like:: >> >> struct sh_machine_vector mv_vapor __initmv = { >> .mv_name = "vapor", >> @@ -202,11 +208,11 @@ Large portions of the build system are now entirely dynamic, and merely >> require the proper entry here and there in order to get things done. >> >> The first thing to do is to add an entry to arch/sh/Kconfig, under the >> -"System type" menu: >> +"System type" menu:: >> >> -config SH_VAPOR >> - bool "Vapor" >> - help >> + config SH_VAPOR >> + bool "Vapor" >> + help >> select Vapor if configuring for a FooTech Vaporboard. >> >> next, this has to be added into arch/sh/Makefile. All boards require a >> @@ -232,6 +238,8 @@ space restating it here. After this is done, you will be able to use >> implicit checks for your board if you need this somewhere throughout the >> common code, such as: >> >> +:: >> + >> /* Make sure we're on the FooTech Vaporboard */ >> if (!mach_is_vapor()) >> return -ENODEV; >> @@ -253,12 +261,13 @@ build target, and it will be implicitly listed as such in the help text. >> Looking at the 'make help' output, you should now see something like: >> >> Architecture specific targets (sh): >> - zImage - Compressed kernel image (arch/sh/boot/zImage) >> - adx_defconfig - Build for adx >> - cqreek_defconfig - Build for cqreek >> - dreamcast_defconfig - Build for dreamcast >> -... >> - vapor_defconfig - Build for vapor >> + >> + - zImage - Compressed kernel image (arch/sh/boot/zImage) >> + - adx_defconfig - Build for adx >> + - cqreek_defconfig - Build for cqreek >> + - dreamcast_defconfig - Build for dreamcast >> + - ... >> + - vapor_defconfig - Build for vapor >> >> which then allows you to do: >> >> diff --git a/Documentation/sh/register-banks.txt b/Documentation/sh/register-banks.rst >> similarity index 90% >> rename from Documentation/sh/register-banks.txt >> rename to Documentation/sh/register-banks.rst >> index a6719f2f6594..acccfaf80355 100644 >> --- a/Documentation/sh/register-banks.txt >> +++ b/Documentation/sh/register-banks.rst >> @@ -1,8 +1,9 @@ >> - Notes on register bank usage in the kernel >> - ========================================== >> +========================================== >> +Notes on register bank usage in the kernel >> +========================================== >> >> Introduction >> ------------- >> +============ >> >> The SH-3 and SH-4 CPU families traditionally include a single partial register >> bank (selected by SR.RB, only r0 ... r7 are banked), whereas other families >> @@ -30,4 +31,3 @@ Presently the kernel uses several of these registers. >> - The SR.IMASK interrupt handler makes use of this to set the >> interrupt priority level (used by local_irq_enable()) >> - r7_bank (current) >> - >> -- >> 2.17.1 >> > > > Thanks, > Mauro Regards, Vandana.