Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp1251555ybi; Wed, 3 Jul 2019 12:12:29 -0700 (PDT) X-Google-Smtp-Source: APXvYqziChCtTPN5iqvpp/lWbho4CeMFMwtZFKb6erb1JjtLmY67Qbz9uHjAWLqo18Bl4EQerbAf X-Received: by 2002:a65:5304:: with SMTP id m4mr38391111pgq.126.1562181149012; Wed, 03 Jul 2019 12:12:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1562181149; cv=none; d=google.com; s=arc-20160816; b=t7JTLIrXv0mKZDME2X2ICkI1HMgVzcOMJW+iCqHO3ZmE95/4y83a+ZeAJdbxmCpkKE cjQhDjM9fqGiNitz347o6eP7YBCqQA5l5xXCmbCA0Mjg/bEXJl/8XuWNfa8QGqL2OxdU 4SiNp0kFDpDLe6at1EK+hkpi+fvYsE0LSyWIZN6FWDIb04pCJ9Bkcif/VR6zVR+lYD1j ElbLGUZIIao0bzIDAFBMl1brHJj6AZ1JArpiYggwKOIiF2/ZAp1sfn3P+8f8T+O5qMKw ufMt9n/MwdC9c0uM8g257Lil+qr82OZOQAcehVntmPCGLj+UwvAMeyZRS7V8hcDuLApf UcqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=CgA9JLCeSIxP2swFWKdxY9nhhELmCc57eGxbt2L9sQ0=; b=c9xByx+K17MCpB4a+UkBQF4h0j2nJ3xLqyIHBq3hz57m1qjhTbF2iDuBm69RvgaLJT joDZp57pYygfPtV8bAy2YyGr9NZpDLYOxgeAtZg/zX1JG1mgYZiQbqqjWhNgOU0YPHY2 Yj6or/lkSB/+ipFChCLS63rH+3xwQtmaFQuHJv0WJtpmsKxbwruGeO4NHTUcSd9DflS7 NfR2TD2dge/sBwf//D/6gDgFjfhQlbIfCCYW4fkBprCGeDGjSrltpeZgK/n8dUmLYF14 fdSNpBYCspADm40mIMg4zvG65utYmyewap14sHuOc0aidaczBtYfiOpS/fTDFxNVnTXW FIxw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j31si2963707pgm.339.2019.07.03.12.12.14; Wed, 03 Jul 2019 12:12:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727441AbfGCTKq (ORCPT + 99 others); Wed, 3 Jul 2019 15:10:46 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:42502 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727392AbfGCTKo (ORCPT ); Wed, 3 Jul 2019 15:10:44 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: koike) with ESMTPSA id 8693828AB1F From: Helen Koike To: linux-rockchip@lists.infradead.org Cc: devicetree@vger.kernel.org, eddie.cai.linux@gmail.com, mchehab@kernel.org, heiko@sntech.de, jacob2.chen@rock-chips.com, jeffy.chen@rock-chips.com, zyc@rock-chips.com, linux-kernel@vger.kernel.org, tfiga@chromium.org, hans.verkuil@cisco.com, laurent.pinchart@ideasonboard.com, sakari.ailus@linux.intel.com, kernel@collabora.com, ezequiel@collabora.com, linux-media@vger.kernel.org, linux-arm-kernel@lists.infradead.org, zhengsq@rock-chips.com, Rob Herring , Helen Koike , Rob Herring , Mark Rutland Subject: [PATCH v7 11/14] dt-bindings: Document the Rockchip MIPI RX D-PHY bindings Date: Wed, 3 Jul 2019 16:09:07 -0300 Message-Id: <20190703190910.32633-12-helen.koike@collabora.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190703190910.32633-1-helen.koike@collabora.com> References: <20190703190910.32633-1-helen.koike@collabora.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Jacob Chen Add DT bindings documentation for Rockchip MIPI D-PHY RX Signed-off-by: Jacob Chen Reviewed-by: Rob Herring [update for upstream] Signed-off-by: Helen Koike --- Changes in v7: - updated doc with new design and tested example .../bindings/media/rockchip-mipi-dphy.txt | 38 +++++++++++++++++++ 1 file changed, 38 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/rockchip-mipi-dphy.txt diff --git a/Documentation/devicetree/bindings/media/rockchip-mipi-dphy.txt b/Documentation/devicetree/bindings/media/rockchip-mipi-dphy.txt new file mode 100644 index 000000000000..2305d44d92db --- /dev/null +++ b/Documentation/devicetree/bindings/media/rockchip-mipi-dphy.txt @@ -0,0 +1,38 @@ +Rockchip SoC MIPI RX D-PHY +------------------------------------------------------------- + +Required properties: +- compatible: value should be one of the following + "rockchip,rk3288-mipi-dphy" + "rockchip,rk3399-mipi-dphy" +- clocks : list of clock specifiers, corresponding to entries in + clock-names property; +- clock-names: required clock name. +- #phy-cells: Number of cells in a PHY specifier; Should be 0. + +MIPI RX D-PHY use registers in "general register files", it +should be a child of the GRF. + +Optional properties: +- reg: offset and length of the register set for the device. +- rockchip,grf: MIPI TX1RX1 D-PHY not only has its own register but also + the GRF, so it is only necessary for MIPI TX1RX1 D-PHY. + +Device node example +------------------- + +grf: syscon@ff770000 { + compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd"; + +... + + dphy: mipi-dphy { + compatible = "rockchip,rk3399-mipi-dphy"; + clocks = <&cru SCLK_MIPIDPHY_REF>, + <&cru SCLK_DPHY_RX0_CFG>, + <&cru PCLK_VIO_GRF>; + clock-names = "dphy-ref", "dphy-cfg", "grf"; + power-domains = <&power RK3399_PD_VIO>; + #phy-cells = <0>; + }; +}; -- 2.20.1