Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp7193474ybi; Mon, 8 Jul 2019 16:36:51 -0700 (PDT) X-Google-Smtp-Source: APXvYqw3G4KMPdv8H4CfuKfsBEn/ypW8kpRXv6gF75BpLm4FBuygtohBYfIfKMTsEUDJU1UuO0z9 X-Received: by 2002:a17:90a:f488:: with SMTP id bx8mr28624600pjb.91.1562629011316; Mon, 08 Jul 2019 16:36:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1562629011; cv=none; d=google.com; s=arc-20160816; b=fviXq6U65Y8XwdxMQvgHeotbyfRftkq2HICO+VFkBCIfFPZlCXqUQ+y1m44OhtrBmE j3h78J1e+vmP0Hnu1XhK45lmq/NHnV/wg7MUy67/ApGJPZDeQF5V1rr1nGOKqcHH0/xG T+rYSxrb0E3hQbmIaK29q7HRPVwr0P2e3gsnhwiMmOd9qcgF0n/WhdAxszsRxPw6VwSQ JDBVyAXrPv5lGtYbRQPaX2ZxHozuqxIjIsIedz32CeIDc3jm3GpBn1pWnYb8xJiY6TQu az/xpMnGj6TpoGjgv3AI71W7k0/VyEg4GUt/O7NSqss1fDHl2FRCbLu3xhZVJQqGBVdY BJgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=Qfc0pybuY9idjCqk1uCUSfC+0sPtlyfJbsJQiLBYiLs=; b=KPH4SWQ/18H7dwhxGaz3kApJ+pIXTLNVPLQmAH20RUi4FfWBVdSjpI7LESB4bOqNiW 00zkHlUfAvf3SqKfFRwa7TzT+YfsFSkTC5+J9tR3M2p4j0Rk+z1GyoERxNvel8dDkMfX dnPL7GUWNfXuBT/IuPyHWnpu2P+OSyx0ku9ds/qDBzPKNOcY+4VaQtL26ss/LGSa4lUN MOeBI4kDCA3+qzRHQtPEfSSvM70UdDeZrxfgGyy/CEv/wl1V/+S+h3ase3zl8glOA/Fe a0YCCt6ftnVKWV7sEdsLq3Iz7kAx9eguI/Mgug1onQxII7kuRvA1N/NQeP300ycBHmNM VrQQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k69si20608181pgd.394.2019.07.08.16.36.36; Mon, 08 Jul 2019 16:36:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728054AbfGHWfX (ORCPT + 99 others); Mon, 8 Jul 2019 18:35:23 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:5909 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727698AbfGHWex (ORCPT ); Mon, 8 Jul 2019 18:34:53 -0400 X-UUID: bd0102865d824360b42efe6229b10692-20190709 X-UUID: bd0102865d824360b42efe6229b10692-20190709 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 832801799; Tue, 09 Jul 2019 06:34:47 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 9 Jul 2019 06:34:45 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 9 Jul 2019 06:34:45 +0800 From: To: CK Hu , Philipp Zabel , Rob Herring , Matthias Brugger CC: David Airlie , Daniel Vetter , Mark Rutland , , , , , , Yongqiang Niu Subject: [PATCH v4, 29/33] drm/mediatek: add connection from OVL_2L0 to RDMA0 Date: Tue, 9 Jul 2019 06:34:09 +0800 Message-ID: <1562625253-29254-30-git-send-email-yongqiang.niu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1562625253-29254-1-git-send-email-yongqiang.niu@mediatek.com> References: <1562625253-29254-1-git-send-email-yongqiang.niu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: C8F379F038CBBD6058496B899DDC6C9E5288BC97807E88F393BE6E7475FC83A82000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Yongqiang Niu this patch add add connection from OVL_2L0 to RDMA0 Signed-off-by: Yongqiang Niu --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index fbea47f..0a63dd0 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -41,6 +41,12 @@ #define DISP_REG_CONFIG_DSI_SEL 0x050 #define DISP_REG_CONFIG_DPI_SEL 0x064 +#define MT8183_DISP_OVL0_2L_MOUT_EN 0xf04 +#define MT8183_DISP_PATH0_SEL_IN 0xf24 + +#define OVL0_2L_MOUT_EN_DISP_PATH0 BIT(0) +#define DISP_PATH0_SEL_IN_OVL0_2L 0x1 + #define MT2701_DISP_MUTEX0_MOD0 0x2c #define MT2701_DISP_MUTEX0_SOF0 0x30 @@ -315,6 +321,10 @@ static unsigned int mtk_ddp_mout_en(const struct mtk_mmsys_reg_data *data, } else if (cur == DDP_COMPONENT_OVL0 && next == DDP_COMPONENT_OVL_2L0) { *addr = data->ovl0_mout_en; value = OVL0_MOUT_EN_OVL0_2L; + } else if (cur == DDP_COMPONENT_OVL_2L0 && + next == DDP_COMPONENT_RDMA0) { + *addr = MT8183_DISP_OVL0_2L_MOUT_EN; + value = OVL0_2L_MOUT_EN_DISP_PATH0; } else { value = 0; } @@ -374,6 +384,10 @@ static unsigned int mtk_ddp_sel_in(const struct mtk_mmsys_reg_data *data, } else if (cur == DDP_COMPONENT_BLS && next == DDP_COMPONENT_DSI0) { *addr = DISP_REG_CONFIG_DSI_SEL; value = DSI_SEL_IN_BLS; + } else if (cur == DDP_COMPONENT_OVL_2L0 && + next == DDP_COMPONENT_RDMA0) { + *addr = MT8183_DISP_PATH0_SEL_IN; + value = DISP_PATH0_SEL_IN_OVL0_2L; } else { value = 0; } -- 1.8.1.1.dirty