Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp8062612ybi; Tue, 9 Jul 2019 08:33:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqxR94TTYy8h/dhhyBfKvZTrg1J7C437d+3JQBfrmYt6oMC5Kw4all85EOyIv5KXipYIrZ/Y X-Received: by 2002:a17:90a:8a0b:: with SMTP id w11mr677049pjn.125.1562686411255; Tue, 09 Jul 2019 08:33:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1562686411; cv=none; d=google.com; s=arc-20160816; b=f4hLC3Go1vKYnI3jZYVttwRxzbLxIaxROr7+fRZDKcaUb3gDNfc3gCEM4f7T9RHgfh eH0/H3qQR3ouJo/VZ+/t4C66UsEbkmAD32/56+acj41voIqr4bNLu7ZDvIj7B+8cat97 2FEiZdO8l/fx/yT7cyTQ54O/RQ4BkUz89YWcoWEs5h3B/oBtFgDCTWHa2GT6sj5CqW55 RBoxI4NjDyXYi6Z3IQLq5F7c/XlKSMVLTlI3goX3L3suPmfHGSStkDCPY3BweXZWsJcP hOsMr1wCubrrbotwrTIe43S6gvSrddy4QbNgZrqlaymvTyRFi6+lBAkMuyN4xqlMQdiP P7Lw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=ijYKIQ9wKj3L9qaAXOlivpwhGfDvj0A1A08dlY6p7TU=; b=nu2ALwvxETPzw8eXihfDZJrHR+4qKGtQDcsgEMBaIbBI96oIzo59sUQ0rbFSMI/Ab8 s2G+58OPTJ7NRYU9yCd4j0BAnOpcXjQmhOXDRrcQfgL+toZrVoShCPctN45ov014INWZ XN6KxnAFrb37wJHyHLAv6etzhrFgslFd5tYeTUCAgI/a+wsC+aS5ox5Z04pz/srtuY3g pxnoVerJ362e/AxfXDZ7tYCg66g/iKYBWiazVLV6xy6Oam1xVWdeLARSUMryqz7NHH3C Bs29qZFp2GjhPJjR0jfPQ1bZqv0d2IkjNSZBCx1eTQZJamVwdLnnK8Eg8YfGS4PhsJfa BNrA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j63si21666175pgc.185.2019.07.09.08.33.15; Tue, 09 Jul 2019 08:33:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726585AbfGIPbr (ORCPT + 99 others); Tue, 9 Jul 2019 11:31:47 -0400 Received: from foss.arm.com ([217.140.110.172]:46138 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726154AbfGIPbr (ORCPT ); Tue, 9 Jul 2019 11:31:47 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id BD0DF2B; Tue, 9 Jul 2019 08:31:45 -0700 (PDT) Received: from e121166-lin.cambridge.arm.com (unknown [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 3389F3F246; Tue, 9 Jul 2019 08:31:43 -0700 (PDT) Date: Tue, 9 Jul 2019 16:31:38 +0100 From: Lorenzo Pieralisi To: Ulf Hansson Cc: Sudeep Holla , Mark Rutland , linux-arm-kernel@lists.infradead.org, "Rafael J . Wysocki" , Daniel Lezcano , "Raju P . L . S . S . S . N" , Amit Kucheria , Bjorn Andersson , Stephen Boyd , Niklas Cassel , Tony Lindgren , Kevin Hilman , Lina Iyer , Viresh Kumar , Vincent Guittot , Geert Uytterhoeven , Souvik Chakravarty , linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 10/18] drivers: firmware: psci: Add hierarchical domain idle states converter Message-ID: <20190709153138.GA22871@e121166-lin.cambridge.arm.com> References: <20190513192300.653-1-ulf.hansson@linaro.org> <20190513192300.653-11-ulf.hansson@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190513192300.653-11-ulf.hansson@linaro.org> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 13, 2019 at 09:22:52PM +0200, Ulf Hansson wrote: > If the hierarchical CPU topology is used, but the OS initiated mode isn't > supported, we need to rely solely on the regular cpuidle framework to > manage the idle state selection, rather than using genpd and its governor. > > For this reason, introduce a new PSCI DT helper function, > psci_dt_pm_domains_parse_states(), which parses and converts the > hierarchically described domain idle states from DT, into regular flattened > cpuidle states. The converted states are added to the existing cpuidle > driver's array of idle states, which make them available for cpuidle. > > Signed-off-by: Ulf Hansson > --- > > Changes: > - Some simplification of the code. > > --- > drivers/firmware/psci/psci.h | 5 ++ > drivers/firmware/psci/psci_pm_domain.c | 118 +++++++++++++++++++++++++ > 2 files changed, 123 insertions(+) > > diff --git a/drivers/firmware/psci/psci.h b/drivers/firmware/psci/psci.h > index 00d2e3dcef49..c36e0e6649e9 100644 > --- a/drivers/firmware/psci/psci.h > +++ b/drivers/firmware/psci/psci.h > @@ -3,6 +3,7 @@ > #ifndef __PSCI_H > #define __PSCI_H > > +struct cpuidle_driver; > struct device_node; > > int psci_set_osi_mode(void); > @@ -13,8 +14,12 @@ void psci_set_domain_state(u32 state); > int psci_dt_parse_state_node(struct device_node *np, u32 *state); > #ifdef CONFIG_PM_GENERIC_DOMAINS_OF > int psci_dt_init_pm_domains(struct device_node *np); > +int psci_dt_pm_domains_parse_states(struct cpuidle_driver *drv, > + struct device_node *cpu_node, u32 *psci_states); > #else > static inline int psci_dt_init_pm_domains(struct device_node *np) { return 0; } > +static inline int psci_dt_pm_domains_parse_states(struct cpuidle_driver *drv, > + struct device_node *cpu_node, u32 *psci_states) { return 0; } > #endif > #endif > > diff --git a/drivers/firmware/psci/psci_pm_domain.c b/drivers/firmware/psci/psci_pm_domain.c > index 3c6ca846caf4..3aa645dba81b 100644 > --- a/drivers/firmware/psci/psci_pm_domain.c > +++ b/drivers/firmware/psci/psci_pm_domain.c > @@ -14,6 +14,10 @@ > #include > #include > #include > +#include > +#include > + > +#include > > #include "psci.h" > > @@ -104,6 +108,53 @@ static void psci_pd_free_states(struct genpd_power_state *states, > kfree(states); > } > > +static int psci_pd_enter_pc(struct cpuidle_device *dev, > + struct cpuidle_driver *drv, int idx) > +{ > + return CPU_PM_CPU_IDLE_ENTER(arm_cpuidle_suspend, idx); > +} > + > +static void psci_pd_enter_s2idle_pc(struct cpuidle_device *dev, > + struct cpuidle_driver *drv, int idx) > +{ > + psci_pd_enter_pc(dev, drv, idx); > +} > + > +static void psci_pd_convert_states(struct cpuidle_state *idle_state, > + u32 *psci_state, struct genpd_power_state *state) > +{ > + u32 *state_data = state->data; > + u64 target_residency_us = state->residency_ns; > + u64 exit_latency_us = state->power_on_latency_ns + > + state->power_off_latency_ns; > + > + *psci_state = *state_data; > + do_div(target_residency_us, 1000); > + idle_state->target_residency = target_residency_us; > + do_div(exit_latency_us, 1000); > + idle_state->exit_latency = exit_latency_us; > + idle_state->enter = &psci_pd_enter_pc; > + idle_state->enter_s2idle = &psci_pd_enter_s2idle_pc; > + idle_state->flags |= CPUIDLE_FLAG_TIMER_STOP; This is arbitrary and not necessarily true. I think that this patch is useful to represent my reservations about the current approach. As a matter of fact, idle state entry will always be a CPUidle decision. You only need PM domain information to understand when all CPUs in a power domain are actually idle but that's all genPD can do in this respect. I think this patchset would be much simpler if both CPUidle and genPD governor would work on *one* set of idle states, globally indexed (and that would be true for PSCI suspend parameters too). To work with a unified set of idle states between CPUidle and genPD (tossing some ideas around): - We can implement a genPD CPUidle governor that in its select method takes into account genPD information (for instance by avoiding selection of idle states that require multiple cpus to be in idle to be effectively active) - We can use genPD to enable/disable CPUidle states through runtime PM information There may be other ways. My point is that current code, with two (or more if the hierarchy grows) sets of idle states across two subsystems (CPUidle and genPD) is not very well defined and honestly very hard to grasp and prone to errors. > + > + strncpy(idle_state->name, to_of_node(state->fwnode)->name, > + CPUIDLE_NAME_LEN - 1); > + strncpy(idle_state->desc, to_of_node(state->fwnode)->name, > + CPUIDLE_NAME_LEN - 1); > +} > + > +static bool psci_pd_is_provider(struct device_node *np) > +{ > + struct psci_pd_provider *pd_prov, *it; > + > + list_for_each_entry_safe(pd_prov, it, &psci_pd_providers, link) { > + if (pd_prov->node == np) > + return true; > + } > + > + return false; > +} > + > static int psci_pd_init(struct device_node *np) > { > struct generic_pm_domain *pd; > @@ -265,4 +316,71 @@ int psci_dt_init_pm_domains(struct device_node *np) > pr_err("failed to create CPU PM domains ret=%d\n", ret); > return ret; > } > + > +int psci_dt_pm_domains_parse_states(struct cpuidle_driver *drv, > + struct device_node *cpu_node, u32 *psci_states) > +{ > + struct genpd_power_state *pd_states; > + struct of_phandle_args args; > + int ret, pd_state_count, i, state_idx, psci_idx; > + u32 cpu_psci_state = psci_states[drv->state_count - 2]; This (-2) is very dodgy and I doubt it would work on hierarchies going above "cluster" level. As I say above, I think we should work towards a single array of idle states to be selected by a CPUidle governor using genPD runtime information to bias the results according to the number of CPUs in a genPD that entered/exit idle. To be more precise, all idles states should be "domain-idle-state" compatible, even the CPU ones, the distinction between what CPUidle and genPD manage is a bit stretched IMO in this patchset. We will have a chance to talk about this but I thought I would comment publically if anyone else is willing to chime in, this is not a PSCI problem at all, it is a CPUidle/genPD coexistence design problem which is much broader. Lorenzo > + struct device_node *np = of_node_get(cpu_node); > + > + > + /* Walk the CPU topology to find compatible domain idle states. */ > + while (np) { > + ret = of_parse_phandle_with_args(np, "power-domains", > + "#power-domain-cells", 0, &args); > + of_node_put(np); > + if (ret) > + return 0; > + > + np = args.np; > + > + /* Verify that the node represents a psci pd provider. */ > + if (!psci_pd_is_provider(np)) { > + of_node_put(np); > + return 0; > + } > + > + /* Parse for compatible domain idle states. */ > + ret = psci_pd_parse_states(np, &pd_states, &pd_state_count); > + if (ret) { > + of_node_put(np); > + return ret; > + } > + > + i = 0; > + while (i < pd_state_count) { > + > + state_idx = drv->state_count; > + if (state_idx >= CPUIDLE_STATE_MAX) { > + pr_warn("exceeding max cpuidle states\n"); > + of_node_put(np); > + return 0; > + } > + > + /* WFI state is not part of psci_states. */ > + psci_idx = state_idx - 1 + i; > + psci_pd_convert_states(&drv->states[state_idx + i], > + &psci_states[psci_idx], &pd_states[i]); > + > + /* > + * In the hierarchical CPU topology the master PM domain > + * idle state's DT property, "arm,psci-suspend-param", > + * don't contain the bits for the idle state of the CPU, > + * let's add those here. > + */ > + psci_states[psci_idx] |= cpu_psci_state; > + pr_debug("psci-power-state %#x index %d\n", > + psci_states[psci_idx], psci_idx); > + > + drv->state_count++; > + i++; > + } > + psci_pd_free_states(pd_states, pd_state_count); > + } > + > + return 0; > +} > #endif > -- > 2.17.1 >