Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp670832ybi; Fri, 12 Jul 2019 02:47:14 -0700 (PDT) X-Google-Smtp-Source: APXvYqxDWL9OzcJ5jnEwTos4F4HyclANAjD+duSyFzxK5dzl1gY7d2+NFAdfZOmLRUILnEZTxFnN X-Received: by 2002:a17:90a:17c4:: with SMTP id q62mr10767289pja.104.1562924834261; Fri, 12 Jul 2019 02:47:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1562924834; cv=none; d=google.com; s=arc-20160816; b=LfGrv/7huoLvOK79LLGAD3X9E0jmztlP95FoxN/9zL5MFXc7GOIHJXmWg8JGbxXpZ3 9qh2gtP2PUBjRtn9TeNnRry0AqTvRPBrPo2nK/h2IxYvIR65dg/NCdrlVbBCtmqk5lUH uiGBDREHXkG98P55OaQz/Q2Hgyz0FYuWsv33rfK2MGB5DoDfa0c/RADDRN1o+dz5cEjs vBT99+PmRxdmjxfVFMnUdBCyyPy2SRWTtLm65SKYRCi3VxBreVmxf5D4XIzJGEgShKPh 3SqHXigcPi708S7bhZrh3Fc9cVCp9fC4F9xNLRdnJUsgiJfUjQsYfGXofvvisRJfSIad BM0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=3tbuirJgdMyB7PS89j7pALRq40QDxfRG9G9bHN83zf0=; b=Q0tKv1xdiJsDcMpRah7BOBuovg8r8j7hzrEzOM23c9vtrKBDnEi7mUosFwP6F5txpN Pt+WvzPKPkh3EMvxyyUyKhwfXKmc/sICHSgGcCKCm1f/rVdnSVzpLw2zTU+gGhPYrGKd wN3mLFDnhO0YYutbtXfHUX4Qe7K1O40wQwmwDY4g+4k6GxT+JG17795ct8Wn66NXnUW/ Rg6H8PP1Jg4RoFwGMYOwy8FCgLbsPp0d992rbeAdDoov0bz2+ZjI8xj+LY5k/Xwv3hty 7n04OOg17pydX934mIhj3TePCPCzY6t1A5pt5L7w9HEiFHuueR2e0LvDYOvxDSQUu2n7 IS6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j185si7689837pfb.107.2019.07.12.02.46.58; Fri, 12 Jul 2019 02:47:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726525AbfGLJqM (ORCPT + 99 others); Fri, 12 Jul 2019 05:46:12 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:46207 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726050AbfGLJqM (ORCPT ); Fri, 12 Jul 2019 05:46:12 -0400 X-UUID: 1dcd268bf5ba497db8251ec7fbef00f9-20190712 X-UUID: 1dcd268bf5ba497db8251ec7fbef00f9-20190712 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 694129598; Fri, 12 Jul 2019 17:46:06 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 12 Jul 2019 17:45:53 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 12 Jul 2019 17:45:53 +0800 From: Macpaul Lin To: Rob Herring , Marc Zyngier , Ryder Lee , Stephen Boyd , "Sean Wang" , Mars Cheng , "Owen Chen" , Matthias Brugger , , , CC: , CC Hwang , Loda Chou , , , , Macpaul Lin Subject: [PATCH v6 3/8] dt-bindings: mediatek: add MT6765 power dt-bindings Date: Fri, 12 Jul 2019 17:43:39 +0800 Message-ID: <1562924653-10056-4-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1562924653-10056-1-git-send-email-macpaul.lin@mediatek.com> References: <1562924653-10056-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Mars Cheng This adds power dt-bindings for MT6765 Signed-off-by: Mars Cheng Signed-off-by: Owen Chen Signed-off-by: Macpaul Lin Reviewed-by: Rob Herring --- .../devicetree/bindings/soc/mediatek/scpsys.txt | 6 ++++++ include/dt-bindings/power/mt6765-power.h | 14 ++++++++++++++ 2 files changed, 20 insertions(+) create mode 100644 include/dt-bindings/power/mt6765-power.h diff --git a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt index 00eab7e6ff22..6109b4992522 100644 --- a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt +++ b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt @@ -10,6 +10,7 @@ domain control. The driver implements the Generic PM domain bindings described in power/power_domain.txt. It provides the power domains defined in - include/dt-bindings/power/mt8173-power.h +- include/dt-bindings/power/mt6765-power.h - include/dt-bindings/power/mt6797-power.h - include/dt-bindings/power/mt2701-power.h - include/dt-bindings/power/mt2712-power.h @@ -20,6 +21,7 @@ Required properties: - compatible: Should be one of: - "mediatek,mt2701-scpsys" - "mediatek,mt2712-scpsys" + - "mediatek,mt6765-scpsys" - "mediatek,mt6797-scpsys" - "mediatek,mt7622-scpsys" - "mediatek,mt7623-scpsys", "mediatek,mt2701-scpsys": For MT7623 SoC @@ -38,6 +40,10 @@ Required properties: enabled before releasing bus protection. Required clocks for MT2701 or MT7623: "mm", "mfg", "ethif" Required clocks for MT2712: "mm", "mfg", "venc", "jpgdec", "audio", "vdec" + Required clocks for MT6765: MUX: "mm", "mfg" + CG: "mm-0", "mm-1", "mm-2", "mm-3", "isp-0", + "isp-1", "cam-0", "cam-1", "cam-2", + "cam-3","cam-4" Required clocks for MT6797: "mm", "mfg", "vdec" Required clocks for MT7622 or MT7629: "hif_sel" Required clocks for MT7623A: "ethif" diff --git a/include/dt-bindings/power/mt6765-power.h b/include/dt-bindings/power/mt6765-power.h new file mode 100644 index 000000000000..d347b4ee9eed --- /dev/null +++ b/include/dt-bindings/power/mt6765-power.h @@ -0,0 +1,14 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +#ifndef _DT_BINDINGS_POWER_MT6765_POWER_H +#define _DT_BINDINGS_POWER_MT6765_POWER_H + +#define MT6765_POWER_DOMAIN_CONN 0 +#define MT6765_POWER_DOMAIN_MM 1 +#define MT6765_POWER_DOMAIN_MFG_ASYNC 2 +#define MT6765_POWER_DOMAIN_ISP 3 +#define MT6765_POWER_DOMAIN_MFG 4 +#define MT6765_POWER_DOMAIN_MFG_CORE0 5 +#define MT6765_POWER_DOMAIN_CAM 6 +#define MT6765_POWER_DOMAIN_VCODEC 7 + +#endif /* _DT_BINDINGS_POWER_MT6765_POWER_H */ -- 2.18.0