Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp4515818ybi; Mon, 15 Jul 2019 10:07:10 -0700 (PDT) X-Google-Smtp-Source: APXvYqyudhcMhl/xXzYjoONrupA0aW5k5rc3wEDPwQ4zP057dxg7vbTVhLlrk3JYi7e17uk7zXM/ X-Received: by 2002:a17:902:848b:: with SMTP id c11mr29335325plo.217.1563210429981; Mon, 15 Jul 2019 10:07:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563210429; cv=none; d=google.com; s=arc-20160816; b=d0qHlx6C076CzrugJOsxdGPMvifzZz/S5mw/ZwL1ko8BXAR5gzL6OjtvcDLszPS4Ns SCQAtMg2xiBjmjY+TWqRAwb0NBqGIY3vZA/2waKLGXdWzRD7QndRy+zGtXQB92m4qZ/t cVlYHi81TW32du/LzWJhjTgZFnTcVIKAaQHN1O9cfLrMsM9umowtMfKMKcISv+u/z1Ua civIFYwkV2jxT/Hp/E1gYaCJR2+wCxsr4QKDYjFrqD+9wTZZGozYa0ENjAHUBuNqggra vvQYHYMdfmCyf2CcwNQNiMr2+6E+PudwhSGWvV/UIYtXuciIyU74cqqngMJcO0hGLbl8 Hb7w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=81JrxL7V4keMsRMU0QvpzuAEiBdvMDX+GBYAkH8bnRY=; b=h3v+DJobC7h008HkEhusII4EnKDS4v/ytFu1kD/Hcud0in+Ah+CL5fEaVbe02OXTLB rp+tdsxh2rgcVeFhULuBfHwq/LeT/81jTvQnbHXjK6LsSuLzBE8017r7aw2A34F0QqeJ gMctEqxSj5rcAOB81VuACuV/l10V0LVqOSv6klqz1yQOhFSUAyGfdVAMak9n+P/fslaE qTzj79qIILhvApRvP7Jvz4XBYNP4fp0PtP81jj2r5FtMQfrc194P03dq9tMZ0fQJqFVX zjqTEF34Ydne+AR6aqxQNj772eMDJUxTv6mP1Yyfls4nco+jpNvMKsXA3AK79CLHmeZG OpIg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r17si4057231pgg.155.2019.07.15.10.06.52; Mon, 15 Jul 2019 10:07:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731404AbfGORGc (ORCPT + 99 others); Mon, 15 Jul 2019 13:06:32 -0400 Received: from foss.arm.com ([217.140.110.172]:53082 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730436AbfGORGc (ORCPT ); Mon, 15 Jul 2019 13:06:32 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0D06328; Mon, 15 Jul 2019 10:06:31 -0700 (PDT) Received: from [10.1.196.50] (e108454-lin.cambridge.arm.com [10.1.196.50]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A41773F59C; Mon, 15 Jul 2019 10:06:29 -0700 (PDT) Subject: Re: [RFC v2 14/14] kvm/arm: Align the VMID allocation with the arm64 ASID one To: James Morse Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, marc.zyngier@arm.com, julien.thierry@arm.com, suzuki.poulose@arm.com, catalin.marinas@arm.com, will.deacon@arm.com References: <20190620130608.17230-1-julien.grall@arm.com> <20190620130608.17230-15-julien.grall@arm.com> <39d47f54-459f-ce07-91c0-0158896a6783@arm.com> From: Julien Grall Message-ID: <4d926abe-9cdb-536d-43ee-7f14a84b0246@arm.com> Date: Mon, 15 Jul 2019 18:06:28 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.1 MIME-Version: 1.0 In-Reply-To: <39d47f54-459f-ce07-91c0-0158896a6783@arm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03/07/2019 18:36, James Morse wrote: > Hi Julien, Hi James, > On 20/06/2019 14:06, Julien Grall wrote: >> At the moment, the VMID algorithm will send an SGI to all the CPUs to >> force an exit and then broadcast a full TLB flush and I-Cache >> invalidation. >> >> This patch re-use the new ASID allocator. The >> benefits are: >> - CPUs are not forced to exit at roll-over. Instead the VMID will be >> marked reserved and the context will be flushed at next exit. This >> will reduce the IPIs traffic. >> - Context invalidation is now per-CPU rather than broadcasted. > > + Catalin has a model of the asid-allocator. That's a good point :). > > >> With the new algo, the code is now adapted: >> - The function __kvm_flush_vm_context() has been renamed to >> __kvm_flush_cpu_vmid_context and now only flushing the current CPU context. >> - The call to update_vttbr() will be done with preemption disabled >> as the new algo requires to store information per-CPU. >> - The TLBs associated to EL1 will be flushed when booting a CPU to >> deal with stale information. This was previously done on the >> allocation of the first VMID of a new generation. >> >> The measurement was made on a Seattle based SoC (8 CPUs), with the >> number of VMID limited to 4-bit. The test involves running concurrently 40 >> guests with 2 vCPUs. Each guest will then execute hackbench 5 times >> before exiting. > >> diff --git a/arch/arm64/include/asm/kvm_asid.h b/arch/arm64/include/asm/kvm_asid.h >> new file mode 100644 >> index 000000000000..8b586e43c094 >> --- /dev/null >> +++ b/arch/arm64/include/asm/kvm_asid.h >> @@ -0,0 +1,8 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> +#ifndef __ARM64_KVM_ASID_H__ >> +#define __ARM64_KVM_ASID_H__ >> + >> +#include >> + >> +#endif /* __ARM64_KVM_ASID_H__ */ >> + >> diff --git a/arch/arm64/include/asm/kvm_asm.h b/arch/arm64/include/asm/kvm_asm.h >> index ff73f5462aca..06821f548c0f 100644 >> --- a/arch/arm64/include/asm/kvm_asm.h >> +++ b/arch/arm64/include/asm/kvm_asm.h >> @@ -62,7 +62,7 @@ extern char __kvm_hyp_init_end[]; >> >> extern char __kvm_hyp_vector[]; >> >> -extern void __kvm_flush_vm_context(void); >> +extern void __kvm_flush_cpu_vmid_context(void); >> extern void __kvm_tlb_flush_vmid_ipa(struct kvm *kvm, phys_addr_t ipa); > > As we've got a __kvm_tlb_flush_local_vmid(), would __kvm_tlb_flush_local_all() fit in > better? (This mirrors local_flush_tlb_all() too) I am happy with the renaming here. > > >> extern void __kvm_tlb_flush_vmid(struct kvm *kvm); >> extern void __kvm_tlb_flush_local_vmid(struct kvm_vcpu *vcpu); >> diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h >> index 4bcd9c1291d5..7ef45b7da4eb 100644 >> --- a/arch/arm64/include/asm/kvm_host.h >> +++ b/arch/arm64/include/asm/kvm_host.h >> @@ -68,8 +68,8 @@ int kvm_arch_vm_ioctl_check_extension(struct kvm *kvm, long ext); >> void __extended_idmap_trampoline(phys_addr_t boot_pgd, phys_addr_t idmap_start); >> >> struct kvm_vmid { >> - /* The VMID generation used for the virt. memory system */ >> - u64 vmid_gen; >> + /* The ASID used for the ASID allocator */ >> + atomic64_t asid; > > Can we call this 'id' as happens in mm_context_t? (calling it asid is confusing) I am fine with this suggestion. > >> u32 vmid; > > Can we filter out the generation bits in kvm_get_vttbr() in the same way the arch code > does in cpu_do_switch_mm(). > > I think this saves writing back a cached pre-filtered version every time, or needing > special hooks to know when the value changed. (so we can remove this variable) [...] >> +static void vmid_update_ctxt(void *ctxt) >> { >> + struct kvm_vmid *vmid = ctxt; >> + u64 asid = atomic64_read(&vmid->asid); > >> + vmid->vmid = asid & ((1ULL << kvm_get_vmid_bits()) - 1); > > I don't like having to poke this through the asid-allocator as a kvm-specific hack. Can we > do it in kvm_get_vttbr()? I will have a look. > > >> } > >> @@ -487,48 +467,11 @@ static bool need_new_vmid_gen(struct kvm_vmid *vmid) > > (git made a mess of the diff here... squashed to just the new code:) > >> static void update_vmid(struct kvm_vmid *vmid) >> { > >> + int cpu = get_cpu(); >> >> + asid_check_context(&vmid_info, &vmid->asid, cpu, vmid); >> >> + put_cpu(); > > If we're calling update_vmid() in a pre-emptible context, aren't we already doomed? Yes we are. This made me realize that Linux-RT replaced the preempt_disable() in the caller by migrate_disable(). The latter will prevent the task to move to another CPU but allow preemption. This patch will likely makes things awfully broken for Linux-RT. I will have a look to see if we can call this from preempt notifier. > > Could we use smp_processor_id() instead. > > >> } > > >> @@ -1322,6 +1271,8 @@ static void cpu_init_hyp_mode(void *dummy) >> >> __cpu_init_hyp_mode(pgd_ptr, hyp_stack_ptr, vector_ptr); >> __cpu_init_stage2(); > > >> + kvm_call_hyp(__kvm_flush_cpu_vmid_context); > > I think we only need to do this for VHE systems too. cpu_hyp_reinit() only does the call > to cpu_init_hyp_mode() if !is_kernel_in_hyp_mode(). I guess you mean we need to do this for VHE system. If so, I agree that cpu_init_hyp_mode() is not the best place. I will move it to cpu_hyp_reinit(). > > >> } >> >> static void cpu_hyp_reset(void) >> @@ -1429,6 +1380,17 @@ static inline void hyp_cpu_pm_exit(void) >> >> static int init_common_resources(void) >> { >> + /* >> + * Initialize the ASID allocator telling it to allocate a single >> + * VMID per VM. >> + */ >> + if (asid_allocator_init(&vmid_info, kvm_get_vmid_bits(), 1, >> + vmid_flush_cpu_ctxt, vmid_update_ctxt)) >> + panic("Failed to initialize VMID allocator\n"); > > Couldn't we return an error instead? The asid allocator is needed for user-space, its > pointless to keep running if it fails. The same isn't true here. (and it would make it > easier to debug what went wrong!) Fair point. I will update the next version. Cheers, -- Julien Grall