Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp355263ybi; Mon, 15 Jul 2019 22:10:23 -0700 (PDT) X-Google-Smtp-Source: APXvYqzES5yOeB2XAir5L51jctQXVXt/lhYQsTKk9adjrsxrChaM3Ji25tGgVL/jsHqjAxZIpY1i X-Received: by 2002:a17:90a:fe5:: with SMTP id 92mr34147257pjz.35.1563253823355; Mon, 15 Jul 2019 22:10:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563253823; cv=none; d=google.com; s=arc-20160816; b=kHVJu0VSzhogoZM6CEU4HH0u3WIo5GJJ69NX3TdlqQWAFFmArLKPWW2aACmSZAK6bn 2oupcTIHSAPRSzvuYxitrtO+LYvG2LqErR5fWb+xtCbNYdgXOKwioOLjFtGwQYSV3fxz WOlc0nPPPqokP3UOCGp8JxCowlR230O2N6gJOViIm06Bs8k2Aln4cg+Id7OWnAlwyId+ SC3FkmvMFk9L4wLdSUGnGYMQu7DufMpkFPrMMVJaV/R/iMpK/YvWY+ovjfhVCdE/a0bm rcy0qFyCY6GWLt0frvgQ5Gdkuq7TLzrDLsYbl1WQzT7LTqNW5THNGuyqCU1O1f/xjck5 wLcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature; bh=Io5QcvLB1mi1uBUADtWqU+RNJ/u1U6U2e5NgqJXf118=; b=ne+F51jdclgKMiOJXZF13Kf25CxKaVTrtmu3oqc/IOWZYcikaaUGAFYMyiCGBkq3YB J3TZ3EVAkCmDWugoga+/9dwItUqppmw80A4zZp1RpHnVmW+JzNZzgV4czbn3EON97ROX 7U7UKjxqHO1bQ+lwPhJk8U8EiUEwxKpq5IlhO4xrusdb/H2lGnqiS6tVvDgl1tOFI5jc Nyw6lZ7xx/biWBJT+E9N2okbh2S6IUq+R3yth4TLER2UlsIUAwmH8ADXFtnZ+PHknrAe Rte8PEVBKbWeewlVXD9jqARxiVCvx1IlRkfIc48V2NX+tq+byXUgtWW+FtG624351Wie eHYQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Mj+7DZz1; dkim=pass header.i=@codeaurora.org header.s=default header.b=YT+k64LK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m35si18172926pje.84.2019.07.15.22.10.07; Mon, 15 Jul 2019 22:10:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Mj+7DZz1; dkim=pass header.i=@codeaurora.org header.s=default header.b=YT+k64LK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733176AbfGPFJk (ORCPT + 99 others); Tue, 16 Jul 2019 01:09:40 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:58402 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726487AbfGPFJi (ORCPT ); Tue, 16 Jul 2019 01:09:38 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 3847F61836; Tue, 16 Jul 2019 05:09:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1563253777; bh=UeDyAtIWpA7gei3U6JuRRJQg255isa7UX8RScXF9Kpw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Mj+7DZz135Hz0iu2nWvPPIv9hlBPm+rzSvoLMPG1xZwMSgcwENDKLGnziZSaNh+5S arx3AMyrge264YHE67mhEcR4kVxybFivmC1guuGWzVovKjXTuWwUHwY2+7YAaXn6sE n/wKfICS5q7541Yq4v8/FSdG1iI7JC5tA9vxLH4Y= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED,SPF_NONE autolearn=no autolearn_force=no version=3.4.0 Received: from amasule-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: amasule@codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id CA279618CB; Tue, 16 Jul 2019 05:09:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1563253776; bh=UeDyAtIWpA7gei3U6JuRRJQg255isa7UX8RScXF9Kpw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=YT+k64LKL9HgMzLUBtb73SGJC4iIA6343l+nRUZPiKyxNKF56oNWQh3f2VXe/BPRF s4OXHnGgAXvgEbuYLPW3+hJoxEteOoWu+/fNkmdCdkxk6r27W0+rWBlheewBi8Ws/N JhgFHmkx69O+XC/r3cbnns72LirMHSzHxGxmxQmE= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org CA279618CB Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=amasule@codeaurora.org From: Aniket Masule To: linux-media@vger.kernel.org, stanimir.varbanov@linaro.org Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, vgarodia@codeaurora.org, Aniket Masule Subject: [PATCH v5 2/4] media: venus: Update clock scaling Date: Tue, 16 Jul 2019 10:39:12 +0530 Message-Id: <1563253754-12003-3-git-send-email-amasule@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1563253754-12003-1-git-send-email-amasule@codeaurora.org> References: <1563253754-12003-1-git-send-email-amasule@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Current clock scaling calculations are same for vpu4 and previous versions. For vpu4, Clock scaling calculations are updated with cycles/mb. This helps in getting precise clock required. Signed-off-by: Aniket Masule --- drivers/media/platform/qcom/venus/helpers.c | 91 +++++++++++++++++++++++++++-- 1 file changed, 87 insertions(+), 4 deletions(-) diff --git a/drivers/media/platform/qcom/venus/helpers.c b/drivers/media/platform/qcom/venus/helpers.c index 7492373..2c976e4 100644 --- a/drivers/media/platform/qcom/venus/helpers.c +++ b/drivers/media/platform/qcom/venus/helpers.c @@ -348,8 +348,9 @@ static u32 load_per_type(struct venus_core *core, u32 session_type) return mbs_per_sec; } -static int load_scale_clocks(struct venus_core *core) +static int scale_clocks(struct venus_inst *inst) { + struct venus_core *core = inst->core; const struct freq_tbl *table = core->res->freq_tbl; unsigned int num_rows = core->res->freq_tbl_size; unsigned long freq = table[0].freq; @@ -398,6 +399,89 @@ static int load_scale_clocks(struct venus_core *core) return ret; } +static unsigned long calculate_vpp_freq(struct venus_inst *inst) +{ + unsigned long vpp_freq = 0; + u32 mbs_per_sec; + + mbs_per_sec = load_per_instance(inst); + vpp_freq = mbs_per_sec * inst->clk_data.codec_freq_data->vpp_freq; + /* 21 / 20 is overhead factor */ + vpp_freq += vpp_freq / 20; + + return vpp_freq; +} + +static int scale_clocks_v4(struct venus_inst *inst) +{ + struct venus_core *core = inst->core; + const struct freq_tbl *table = core->res->freq_tbl; + unsigned int num_rows = core->res->freq_tbl_size; + struct clk *clk = core->clks[0]; + struct device *dev = core->dev; + unsigned int i; + unsigned long freq = 0, freq_core1 = 0, freq_core2 = 0; + int ret; + + freq = calculate_vpp_freq(inst); + + if (freq > table[0].freq) + dev_warn(dev, "HW is overloaded, needed: %lu max: %lu\n", + freq, table[0].freq); + + for (i = 0; i < num_rows; i++) { + if (freq > table[i].freq) + break; + freq = table[i].freq; + } + + inst->clk_data.freq = freq; + + mutex_lock(&core->lock); + list_for_each_entry(inst, &core->instances, list) { + if (inst->clk_data.core_id == VIDC_CORE_ID_1) { + freq_core1 += inst->clk_data.freq; + } else if (inst->clk_data.core_id == VIDC_CORE_ID_2) { + freq_core2 += inst->clk_data.freq; + } else if (inst->clk_data.core_id == VIDC_CORE_ID_3) { + freq_core1 += inst->clk_data.freq; + freq_core2 += inst->clk_data.freq; + } + } + mutex_unlock(&core->lock); + + freq = max(freq_core1, freq_core2); + + ret = clk_set_rate(clk, freq); + if (ret) + goto err; + + ret = clk_set_rate(core->core0_clk, freq); + if (ret) + goto err; + + ret = clk_set_rate(core->core1_clk, freq); + if (ret) + goto err; + + return 0; + +err: + dev_err(dev, "failed to set clock rate %lu (%d)\n", freq, ret); + return ret; +} + +static int load_scale_clocks(struct venus_inst *inst) +{ + if (IS_V4(inst->core)) + return scale_clocks_v4(inst); + + if (inst->state == INST_START) + return 0; + + return scale_clocks(inst); +} + static void fill_buffer_desc(const struct venus_buffer *buf, struct hfi_buffer_desc *bd, bool response) { @@ -1053,7 +1137,7 @@ void venus_helper_vb2_stop_streaming(struct vb2_queue *q) venus_helper_free_dpb_bufs(inst); - load_scale_clocks(core); + load_scale_clocks(inst); INIT_LIST_HEAD(&inst->registeredbufs); } @@ -1070,7 +1154,6 @@ void venus_helper_vb2_stop_streaming(struct vb2_queue *q) int venus_helper_vb2_start_streaming(struct venus_inst *inst) { - struct venus_core *core = inst->core; int ret; ret = intbufs_alloc(inst); @@ -1081,7 +1164,7 @@ int venus_helper_vb2_start_streaming(struct venus_inst *inst) if (ret) goto err_bufs_free; - load_scale_clocks(core); + load_scale_clocks(inst); ret = hfi_session_load_res(inst); if (ret) -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project