Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp480690ybi; Tue, 16 Jul 2019 00:21:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqzhsWMgF40uZVljOBq2RFoCn2nuoGS+Ycb9HNMr1PAW6Iu0nU+Yfp1++dxcct0OOwu0ZcnX X-Received: by 2002:a63:6f41:: with SMTP id k62mr31930285pgc.32.1563261692121; Tue, 16 Jul 2019 00:21:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563261692; cv=none; d=google.com; s=arc-20160816; b=c/ZVWlAf/UFZBLff1a9GQ4LCq/FkK7Lg67JdcQghqjUXivTNGBKrWbAecONWt6mxRp 2f0Pq6wMHe+UdgbnBc9OO/1dAqspIb3sNto4pP4UwzhAC5Rrjn5MSrcqc0EoRUWYS7h8 p/aBND96i5jHzf7AO5IarChZ40ye7rEdPhLr5Cjbzs00dpOmjd+J5dPBvBYsutTJC/OM WT7LGL8OqM8kePvYdbTmnPSq2wOR7fla8GwN4QL+tzjTVY/spv6XFHtVnHzDWm9A0gb0 +jGZQwjGZaojVxg3xKLzyez335emuSZjmJtKsOQK5ISL4wfwMGXXtHXr+ljNl4X03udZ TGTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=5fNObLEwDerIdbLfnQrcjKmhLIvC92irz5bD+pL5KHs=; b=mtliYMo4CYxAWXj1U/WDM+Po1JUhzRfJfaLUOXQurf3bA1fTrgkpLfEwc4c7EYdz6K s93Lw3+T9gpl4SjuiriXKx6CHj9YuepNblXDCDVacMcJGoF6NRiG2YM7tL0v5z2vjf0v 6ssBP+xUdG3K+7c5ccsHDP+v4GX9WkxT5Wa4D17z8QusMYWovogSkYrlQiel3R1ho2M2 sHtVsZIXrXlSAKJJ3IvUTVX2qsjaflZMDhsCmOVj1zgg8R0h4++hTOhaVRuSekUNIBCz U8XhbtkztHUbcTQ2nC4Dksy643gfmDFm6ZwQ+ILjRj6ldZv88YvCxFIlmdodZHw/E23s 3l3w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x9si17243553plo.98.2019.07.16.00.21.16; Tue, 16 Jul 2019 00:21:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730410AbfGPHUw (ORCPT + 99 others); Tue, 16 Jul 2019 03:20:52 -0400 Received: from mga09.intel.com ([134.134.136.24]:64887 "EHLO mga09.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726385AbfGPHUv (ORCPT ); Tue, 16 Jul 2019 03:20:51 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga102.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 16 Jul 2019 00:20:50 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.63,496,1557212400"; d="scan'208";a="194796187" Received: from pipin.fi.intel.com ([10.237.72.175]) by fmsmga002.fm.intel.com with ESMTP; 16 Jul 2019 00:20:48 -0700 From: Felipe Balbi To: Richard Cochran Cc: netdev@vger.kernel.org, Thomas Gleixner , Ingo Molnar , Borislav Petkov , "H . Peter Anvin" , x86@kernel.org, linux-kernel@vger.kernel.org, "Christopher S . Hall" , Felipe Balbi Subject: [RFC PATCH 1/5] x86: tsc: add tsc to art helpers Date: Tue, 16 Jul 2019 10:20:34 +0300 Message-Id: <20190716072038.8408-2-felipe.balbi@linux.intel.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190716072038.8408-1-felipe.balbi@linux.intel.com> References: <20190716072038.8408-1-felipe.balbi@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Signed-off-by: Felipe Balbi --- arch/x86/include/asm/tsc.h | 2 ++ arch/x86/kernel/tsc.c | 32 ++++++++++++++++++++++++++++++++ 2 files changed, 34 insertions(+) diff --git a/arch/x86/include/asm/tsc.h b/arch/x86/include/asm/tsc.h index 8a0c25c6bf09..b7a9f4385a82 100644 --- a/arch/x86/include/asm/tsc.h +++ b/arch/x86/include/asm/tsc.h @@ -32,6 +32,8 @@ static inline cycles_t get_cycles(void) extern struct system_counterval_t convert_art_to_tsc(u64 art); extern struct system_counterval_t convert_art_ns_to_tsc(u64 art_ns); +extern void get_tsc_ns(struct system_counterval_t *tsc_counterval, u64 *tsc_ns); +extern u64 get_art_ns_now(void); extern void tsc_early_init(void); extern void tsc_init(void); diff --git a/arch/x86/kernel/tsc.c b/arch/x86/kernel/tsc.c index 0b29e58f288e..333fffc1db7c 100644 --- a/arch/x86/kernel/tsc.c +++ b/arch/x86/kernel/tsc.c @@ -1215,6 +1215,38 @@ struct system_counterval_t convert_art_to_tsc(u64 art) } EXPORT_SYMBOL(convert_art_to_tsc); +void get_tsc_ns(struct system_counterval_t *tsc_counterval, u64 *tsc_ns) +{ + u64 tmp, res, rem; + u64 cycles; + + tsc_counterval->cycles = clocksource_tsc.read(NULL); + cycles = tsc_counterval->cycles; + tsc_counterval->cs = art_related_clocksource; + + rem = do_div(cycles, tsc_khz); + + res = cycles * USEC_PER_SEC; + tmp = rem * USEC_PER_SEC; + + do_div(tmp, tsc_khz); + res += tmp; + + *tsc_ns = res; +} +EXPORT_SYMBOL(get_tsc_ns); + +u64 get_art_ns_now(void) +{ + struct system_counterval_t tsc_cycles; + u64 tsc_ns; + + get_tsc_ns(&tsc_cycles, &tsc_ns); + + return tsc_ns; +} +EXPORT_SYMBOL(get_art_ns_now); + /** * convert_art_ns_to_tsc() - Convert ART in nanoseconds to TSC. * @art_ns: ART (Always Running Timer) in unit of nanoseconds -- 2.22.0