Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp2566302ybi; Thu, 18 Jul 2019 10:23:12 -0700 (PDT) X-Google-Smtp-Source: APXvYqzjFRgDyZ/J75CfFdMKcg9E7STUqXpnMbRKwLL4DoUmM2UHof0ABPO1hTQHnBEGCl6IMTJU X-Received: by 2002:a17:90a:bb01:: with SMTP id u1mr51406726pjr.92.1563470592129; Thu, 18 Jul 2019 10:23:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563470592; cv=none; d=google.com; s=arc-20160816; b=UlolDdmTB7N72mvP5s7BiIYZ+Vlp15pbOWHebV57AHh9EhtbqOyjv2azmBYgeQVClg ByKnQlJZUZfKPbBQ0fSq0YpRqYXgILOlpij/gpMEuduQs+DKQ04R/xX3b1Vc3DxUmQsk FGfto2U/h+aQBWoKb1fIoLQTpW4suvy0vB/nUeveXlTizwxc+PYO6N2Z7BgviwPmS+OI 3LiaknYH9kOECVBsjqf/OCDz1hoKc4XXBMWNWjxaufXdWBm2EuMhLh9hqKLIEmAcsmFo mn8ypcU/pCYVbJ1KVVq7GFuUqeYTHTJmzq35tRC15fPRlWX8pi/8DHF4S4Pk+5rXJQZT 8Lhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=jIASJ9SYb600mfURp86GaKddTrmg/84js512J8nlJ/Y=; b=GPFf55T8fd6SHUIX3XVpELzFhJJH00McoSLtmqvdOiZ8zHvsi+z8rfrzah2hO2HbEs t3ibAIwkbCOt1iVCx/UH7qL/cEqVIIC24eBb5TeNExkX/Emu1CDyfETEDLQUNCLrTJUM hgtE3pV6J359kyR4i1Bs/LRZMeWkf6CXy74QgYNMtlvph9b2hBLvcUYccT0xekejMM0f PfoanC+ST2zUO532/KSNRHrJtJhrEwWHJlL6KzcU9imXl1Zm6XW7A+HGAwkADkKfRQ9c hKQzLtwbQqGNz+aNPpE2NY9VFiRUb38lmGm+34yHn1XCEtQhGXkOCygbEvxtQhwr7EUf 7mjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="j4B2n/jh"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f74si2506075pfa.57.2019.07.18.10.22.55; Thu, 18 Jul 2019 10:23:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="j4B2n/jh"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728279AbfGRRWa (ORCPT + 99 others); Thu, 18 Jul 2019 13:22:30 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:1703 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726715AbfGRRW3 (ORCPT ); Thu, 18 Jul 2019 13:22:29 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 18 Jul 2019 10:22:35 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 18 Jul 2019 10:22:28 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 18 Jul 2019 10:22:28 -0700 Received: from [10.110.103.56] (172.20.13.39) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 18 Jul 2019 17:22:28 +0000 Subject: Re: [PATCH V5 11/18] clk: tegra210: Add support for Tegra210 clocks To: Dmitry Osipenko , , Michael Turquette CC: Peter De Schrijver , Joseph Lo , , , , , , , , , , , , , , , , , , , References: <20190717093317.70fefb27@dimatab> <6e73dcee-6e24-b646-97a4-4b34aedd231d@nvidia.com> <16f8b146-2581-a842-4997-53ab05b62c70@gmail.com> <71272e9a-0f2a-c20d-6532-7e9057ad985c@gmail.com> <78fd19b9-b652-8ac3-1f57-3b4adadee03f@nvidia.com> <351a07d4-ba90-4793-129b-b1a733f95531@nvidia.com> <9271ae75-5663-e26e-df26-57cba94dab75@nvidia.com> <7ae3df9a-c0e9-cf71-8e90-4284db8df82f@nvidia.com> <46b55527-da5d-c0b7-1c14-43b5c6d49dfa@nvidia.com> <2de9a608-cf38-f56c-b192-7ffed65092f8@nvidia.com> <5eedd224-77b0-1fc9-4e5e-d884b41a64ed@nvidia.com> <89f23878-d4b2-2305-03e5-8a3e781c2b02@gmail.com> <4141181d-7162-0321-71b6-33abf11f631c@gmail.com> From: Sowjanya Komatineni Message-ID: Date: Thu, 18 Jul 2019 10:22:27 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.2 MIME-Version: 1.0 In-Reply-To: <4141181d-7162-0321-71b6-33abf11f631c@gmail.com> X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: quoted-printable Content-Language: en-US DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1563470555; bh=jIASJ9SYb600mfURp86GaKddTrmg/84js512J8nlJ/Y=; h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding: Content-Language; b=j4B2n/jhgWI6HXVrnXvH4RgWuVjZ6un1SJ0nSzXPf7kkFjDKYtFU/ZpEm4tDygIUX QTR/Wx+2SYdrGkedx+ZvJuplTSNpj6iNFyEDLjA0kVBO1wU5eWJrZ3eBgP3N9f9pFu X9OZZD09QUZQBUUSYc5jH69ycY1UlPx/BThF9VCR6wCfC1vguIk1yFCN8d60QdcyCB CtdfptLSiIToVW7XJc2QJ0VhLbVlK24acOsXiGQb+fa3hg2CVkIgN96nu9U7bh24xS DpmmNYDIef8OuGIrnMNxzw1S+DFGaHR175ixvpJXsCvodAhapG4LSL0Td88qeTgVfP Y3yZVehuzgF/g== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 7/18/19 9:34 AM, Dmitry Osipenko wrote: > 18.07.2019 4:15, Sowjanya Komatineni =D0=BF=D0=B8=D1=88=D0=B5=D1=82: > > [snip] > >>>> Please try to fix all missing dependencies and orderings. >>> Peter, >>> >>> dfllCPU_OUT is the first one to go thru restore when >>> clk_restore_context traverses thru the list. >>> >>> dfllCPU_OUT has dependency on DFLL_ref and DFLL_SOC but this >>> dependency is unknown to clock-tree. >>> >>> We can add DFLL_REF and DFLL_SOC as parents to dfllCPU_OUT during >>> register so dfllCPU_OUT save/restore happens after their parents are >>> restored. >>> >>> But DFLL needs both of these to be restored before DFLLCPU_Out and as >>> DFLL_SOC restore always happens after the REF, thinking to add >>> DFLL_SOC as parent to dfllCPU_OUT so save/restore follows after their >>> dependencies. >>> >>> Please comment. >>> >> Did quick try and I see by adding dfll-soc as parent to dfllCPU_OUT, its >> in proper order after all its dependencies. >> >> Can now add dfll save/restore to do dfll reinit during restore.. >> > If dfllCPU_OUT can work properly with dfll-soc being disabled, then this > kind of dependency isn't very correct and just papers over the real > problem, which is that there should be a way for CCF to specify multiple > dependencies for the clock or the reverse ordering should be used for > the restoring. dfll will not work without dfll-soc enabled. CLDVFS control logic is split into 2 clock domains. dvfs_ref_clk and=20 dvfs_soc_clk. Majority of the control logic is clocked from dvfs_soc_clk for=20 interfacing control registers.