Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp6268374ybi; Sun, 21 Jul 2019 13:30:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqwurJLBWHsf5YadUjh+bkA4RqMsfriO/kr/pA8/e8eUFdlC55615644XWXLM4rLTmv4c96+ X-Received: by 2002:a17:90a:ba94:: with SMTP id t20mr73128425pjr.8.1563741032618; Sun, 21 Jul 2019 13:30:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563741032; cv=none; d=google.com; s=arc-20160816; b=HRGPj40WZFX7o70i2lZifT1E8M3tMl9XmzGTOA2ERanmDN7m+l8QhNw8SgG4/P/00m 4a9ZxIVNXMtSDYQDEc0Yi6gERbZFvUI8FJrgE1n6DW0lcJJE8aemj+9xtao8B2TmAlap 020OmyVBNjMAVfI49juNxhb686JAZRxf3p47e36GEBypWyL65NX7BfWeBdhhaEPxExv+ kA7z0rOlgKOAeE8ExhQN3hlTt33fN8fJ7DlUairT1YhFI859IXZ3ud2WCyvPL8Q4q9mD I52FWnVnq7VZfEvLaTof49Rs6z5degZoDhwVaCgN+L1ixdG6OiLBcGTuEYTl3yCzkwvt +H0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; b=Ims8YtWCAId+D4NCcBgOlxhApwaRm/Qx7VIcxM7ovb+GWod48mpZxPqTdCMU5JBUVi SjShHruZVoaw5dznmA5id7HAc5s+LWLK+TF65f9aKyTbdBA5wjOv17wL9bFOcPytpLBY sFZUULk/hWeO7scEcbwD0ivjKjfTaRwdDzU++VWj+BJu9/2fPtbsqIqtGt4zRhYAPhcq vc3KC3s5KF0Z9thgPu8Ap3x/d557bvUvYoVpMC8uX7CSHQ1oC4Y5g8xoq4PjbVwlVKew Xwupv2//59I7mSFQ2lpEXExkEo12kfcGYL3bomfIbGnZLxA30JNB6Kp6a1DvAxCJlkBE MQBw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AITjM1aG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c36si8276996pgl.287.2019.07.21.13.30.16; Sun, 21 Jul 2019 13:30:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AITjM1aG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726905AbfGUTl5 (ORCPT + 99 others); Sun, 21 Jul 2019 15:41:57 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:12505 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727701AbfGUTlQ (ORCPT ); Sun, 21 Jul 2019 15:41:16 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sun, 21 Jul 2019 12:41:15 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Sun, 21 Jul 2019 12:41:14 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Sun, 21 Jul 2019 12:41:14 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sun, 21 Jul 2019 19:41:14 +0000 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sun, 21 Jul 2019 19:41:14 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Sun, 21 Jul 2019 19:41:14 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.164.85]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Sun, 21 Jul 2019 12:41:14 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , , , , , , , , , , , Subject: [PATCH V6 15/21] soc/tegra: pmc: Allow to support more tegras wake Date: Sun, 21 Jul 2019 12:40:54 -0700 Message-ID: <1563738060-30213-16-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1563738060-30213-1-git-send-email-skomatineni@nvidia.com> References: <1563738060-30213-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1563738075; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=AITjM1aGPdD4lmUUk4uXns+fzXBCEl4XkC6g3344P45IH4QHtug8/UJA0fK35KTVf AAMxr4XDrwLtqt1mxPS1Gct+QcwdF+w3fLEBsoO+H8JrfzLH2+2ofc/aMH2UY1Sm1D cB1BCevO/uCzHUEGdqIHlnWweJoKp7b00Yi57hE4/ku+GTf4UgPVXfBwFJoEG1Yeup 5DodkQwChmNcX1gWNDnZ+4sFBrVmMyBPBMV1nyIi75lQURenovAsYtqYDrsahgf+g3 XfLDBWt6PhJ0pE0FGq/n/vMtZWowIKknJqWehBaulLLYX+CcTasEkzjkfqOXtK5N6f XAT+hIAgPGe3A== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch allows to create separate irq_set_wake and irq_set_type implementations for different tegra designs PMC that has different wake models which require difference wake registers and different programming sequence. AOWAKE model support is available for Tegra186 and Tegra194 only and it resides within PMC and supports tiered wake architecture. Tegra210 and prior tegra designs uses PMC directly to receive wake events and coordinate the wake sequence. Signed-off-by: Sowjanya Komatineni --- drivers/soc/tegra/pmc.c | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index 9f9c1c677cf4..91c84d0e66ae 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -226,6 +226,8 @@ struct tegra_pmc_soc { void (*setup_irq_polarity)(struct tegra_pmc *pmc, struct device_node *np, bool invert); + int (*irq_set_wake)(struct irq_data *data, unsigned int on); + int (*irq_set_type)(struct irq_data *data, unsigned int type); const char * const *reset_sources; unsigned int num_reset_sources; @@ -1920,7 +1922,7 @@ static const struct irq_domain_ops tegra_pmc_irq_domain_ops = { .alloc = tegra_pmc_irq_alloc, }; -static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) +static int tegra186_pmc_irq_set_wake(struct irq_data *data, unsigned int on) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); unsigned int offset, bit; @@ -1952,7 +1954,7 @@ static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) return 0; } -static int tegra_pmc_irq_set_type(struct irq_data *data, unsigned int type) +static int tegra186_pmc_irq_set_type(struct irq_data *data, unsigned int type) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); u32 value; @@ -2006,8 +2008,8 @@ static int tegra_pmc_irq_init(struct tegra_pmc *pmc) pmc->irq.irq_unmask = irq_chip_unmask_parent; pmc->irq.irq_eoi = irq_chip_eoi_parent; pmc->irq.irq_set_affinity = irq_chip_set_affinity_parent; - pmc->irq.irq_set_type = tegra_pmc_irq_set_type; - pmc->irq.irq_set_wake = tegra_pmc_irq_set_wake; + pmc->irq.irq_set_type = pmc->soc->irq_set_type; + pmc->irq.irq_set_wake = pmc->soc->irq_set_wake; pmc->domain = irq_domain_add_hierarchy(parent, 0, 96, pmc->dev->of_node, &tegra_pmc_irq_domain_ops, pmc); @@ -2680,6 +2682,8 @@ static const struct tegra_pmc_soc tegra186_pmc_soc = { .regs = &tegra186_pmc_regs, .init = NULL, .setup_irq_polarity = tegra186_pmc_setup_irq_polarity, + .irq_set_wake = tegra186_pmc_irq_set_wake, + .irq_set_type = tegra186_pmc_irq_set_type, .reset_sources = tegra186_reset_sources, .num_reset_sources = ARRAY_SIZE(tegra186_reset_sources), .reset_levels = tegra186_reset_levels, -- 2.7.4