Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp6651071ybi; Sun, 21 Jul 2019 22:58:36 -0700 (PDT) X-Google-Smtp-Source: APXvYqwg4ITDnfHmAWtFwu3HVtP47Mn9IVwlAdqJctc2EBB9pv1fa780krxIIkI6fKN6okIXJWMC X-Received: by 2002:a17:90a:3aed:: with SMTP id b100mr75918984pjc.63.1563775116079; Sun, 21 Jul 2019 22:58:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563775116; cv=none; d=google.com; s=arc-20160816; b=OpWQikkWfJFnG9LemBRU4otr4TvXZHKy43ea+9xLx56M02pPIJibaagoqDVoD2yGYt Wvz4sNEqRxjQMTGiZiIBUNwcE8MaEwSfaRAwgrHxcsvfJ6ghA3/kIhnDHxi7eXVbRIJT kCSlDhxRsXK81vb/ayZHN9S5XO+b/ySfOcaq5zdVVQRPIiCqeDVm5tw0E/+yp1Yjfxrz r1fevmBj8M+l9SZMCq4arTt4wJsxV6kjMJ3f0oiIyFlxnVWRkurfvycn6feSsxVH/Xhr cHCtPb1Y5lKoqLStYVBH9VX0kUOWbCCusOjWx6g4SIQmHT97WLarXc1wJjPtLOjHP+oG 4H4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:to:from:dkim-signature; bh=zO4yKVmIa9YvWgGk/0+i5c9t3cZGy5igpPanc2xkxac=; b=Info5K4sqsK5GqqVGt2RninDQxoUJm5GuB4STkm8+nziR8QJqEi1s3n1K8dtniDREa fizl3pE6KQrsys5Fc7BWVvKAopG2uOUCuuMZyZ1GTpU2BuTBNUqRxw6455b16BZuIlC4 wQR3FnMFQ2BC4O8bjNVgv9KhFrJ76OHlHSWhjBewuE7dffSO2YF9++fzU1xRQ7nIKQoh WkX7X5naZ/N4lbUybuo3+R28be9ToFJrQONwxvmxRvKwn8tAQsxNnunL7JKY+8J2vKxS 9+A+X/YC+ZgMNwO4Q7sbtBd+dpM4+RqJ2RbHyp/HN0Xsfac5kjcpXB5kOdRSTwe9TSMZ 2NdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=KFXR9KV6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c137si8450262pga.80.2019.07.21.22.58.20; Sun, 21 Jul 2019 22:58:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=KFXR9KV6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726236AbfGVF5S (ORCPT + 99 others); Mon, 22 Jul 2019 01:57:18 -0400 Received: from mail-ed1-f68.google.com ([209.85.208.68]:46256 "EHLO mail-ed1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727510AbfGVF5N (ORCPT ); Mon, 22 Jul 2019 01:57:13 -0400 Received: by mail-ed1-f68.google.com with SMTP id d4so39511468edr.13 for ; Sun, 21 Jul 2019 22:57:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:subject:date:message-id:in-reply-to:references; bh=zO4yKVmIa9YvWgGk/0+i5c9t3cZGy5igpPanc2xkxac=; b=KFXR9KV64XDKn922AuqENwVrvCjE5sS60Icms22EU6DorpQM4EBvfpwMj8nobQXz/n JwiUQ+HOs2oxOhUOtysnquS5y6RNE6xI63FVzJkXqKctxQbHtQOT2a51PqEDvVlxh17v LEwFiLvvdhmLx6oYeIJhckiHRE2choX19rY881IOvYusmq8B4FRWkukpM/sUeDCzxAKi o8Az9+2SQwtdN+WmToyjY1eYB7uYxujxfyLducTlZRmgQdUckoCOxGSI2wWRgmVrvjWR //IZqCFnuYpI4MwGzU0YPgHLBzICycAnP+aXVnBPtdGwhTrxINfgbVtQpMmyahkvrH4e MzfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=zO4yKVmIa9YvWgGk/0+i5c9t3cZGy5igpPanc2xkxac=; b=HGBh2LoEhFtxg80jZ/8xNYthJmSRCffYRBPE+gSIoLVWqsbg8NfpB78uc+CqgePduu +ODENILmtsPZm23TlEd8cxqQV1OnJ74iIxgPAYWuwLRJe+LheEMlt+ZN/LKpWLRLnzCR gchJHsdIXMMNxGkvp70262+TQSTq61WFDozVTULL91jkqD2rXpzQmhdknxw3CMa53q+0 nJL/Z+iTBwm25xuyu5OQRRr9ANVLB5IcGg85vi4BF2k7LjXNSQfybgX01zOka7B9rbgA +fywwXV+z3izAajQwQRtbwB10tS1pLop4soHJE8M4F3iLPn9rb5GjBUa13x6ktgSGEIt Ccww== X-Gm-Message-State: APjAAAWSQ29+ji7fCZyjiC7srhJgaWKBIuuejtxxadv6hpcxEl2yakwW kJ12cB+KwzKPqzmkSefvERw= X-Received: by 2002:a50:ae8f:: with SMTP id e15mr58257582edd.74.1563775031758; Sun, 21 Jul 2019 22:57:11 -0700 (PDT) Received: from opensdev.fritz.box (business-178-015-117-054.static.arcor-ip.net. [178.15.117.54]) by smtp.gmail.com with ESMTPSA id a6sm10351725eds.19.2019.07.21.22.57.09 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Sun, 21 Jul 2019 22:57:11 -0700 (PDT) From: shiva.linuxworks@gmail.com X-Google-Original-From: sshivamurthy@micron.com To: Miquel Raynal , Richard Weinberger , David Woodhouse , Brian Norris , Marek Vasut , Vignesh Raghavendra , Boris Brezillon , Marcel Ziswiler , Frieder Schrempf , Shivamurthy Shastri , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, Jeff Kletsky , Chuanhong Guo , liaoweixiong Subject: [PATCH 6/8] mtd: spinand: micron: Turn driver implementation generic Date: Mon, 22 Jul 2019 07:56:19 +0200 Message-Id: <20190722055621.23526-7-sshivamurthy@micron.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190722055621.23526-1-sshivamurthy@micron.com> References: <20190722055621.23526-1-sshivamurthy@micron.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Shivamurthy Shastri Driver is redesigned using parameter page to support Micron SPI NAND flashes. The reason why spinand_select_op_variant globalized is that the Micron driver no longer calling spinand_match_and_init. Signed-off-by: Shivamurthy Shastri --- drivers/mtd/nand/spi/core.c | 2 +- drivers/mtd/nand/spi/micron.c | 61 +++++++++++++++++++++++++---------- include/linux/mtd/spinand.h | 4 +++ 3 files changed, 49 insertions(+), 18 deletions(-) diff --git a/drivers/mtd/nand/spi/core.c b/drivers/mtd/nand/spi/core.c index 7ae76dab9141..aae715d388b7 100644 --- a/drivers/mtd/nand/spi/core.c +++ b/drivers/mtd/nand/spi/core.c @@ -920,7 +920,7 @@ static void spinand_manufacturer_cleanup(struct spinand_device *spinand) return spinand->manufacturer->ops->cleanup(spinand); } -static const struct spi_mem_op * +const struct spi_mem_op * spinand_select_op_variant(struct spinand_device *spinand, const struct spinand_op_variants *variants) { diff --git a/drivers/mtd/nand/spi/micron.c b/drivers/mtd/nand/spi/micron.c index 95bc5264ebc1..6fde93ec23a1 100644 --- a/drivers/mtd/nand/spi/micron.c +++ b/drivers/mtd/nand/spi/micron.c @@ -90,22 +90,10 @@ static int micron_ecc_get_status(struct spinand_device *spinand, return -EINVAL; } -static const struct spinand_info micron_spinand_table[] = { - SPINAND_INFO("MT29F2G01ABAGD", 0x24, - NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 2, 1, 1), - NAND_ECCREQ(8, 512), - SPINAND_INFO_OP_VARIANTS(&read_cache_variants, - &write_cache_variants, - &update_cache_variants), - 0, - SPINAND_ECCINFO(µn_ooblayout_ops, - micron_ecc_get_status)), -}; - static int micron_spinand_detect(struct spinand_device *spinand) { + const struct spi_mem_op *op; u8 *id = spinand->id.data; - int ret; /* * Micron SPI NAND read ID need a dummy byte, @@ -114,16 +102,55 @@ static int micron_spinand_detect(struct spinand_device *spinand) if (id[1] != SPINAND_MFR_MICRON) return 0; - ret = spinand_match_and_init(spinand, micron_spinand_table, - ARRAY_SIZE(micron_spinand_table), id[2]); - if (ret) - return ret; + spinand->flags = 0; + spinand->eccinfo.get_status = micron_ecc_get_status; + spinand->eccinfo.ooblayout = µn_ooblayout_ops; + + op = spinand_select_op_variant(spinand, + &read_cache_variants); + if (!op) + return -ENOTSUPP; + + spinand->op_templates.read_cache = op; + + op = spinand_select_op_variant(spinand, + &write_cache_variants); + if (!op) + return -ENOTSUPP; + + spinand->op_templates.write_cache = op; + + op = spinand_select_op_variant(spinand, + &update_cache_variants); + spinand->op_templates.update_cache = op; return 1; } +static void micron_fixup_param_page(struct spinand_device *spinand, + struct nand_onfi_params *p) +{ + /* + * As per Micron datasheets vendor[83] is defined as + * die_select_feature + */ + if (p->vendor[83] && !p->interleaved_bits) + spinand->base.memorg.planes_per_lun = 1 << p->vendor[0]; + + spinand->base.memorg.ntargets = p->lun_count; + spinand->base.memorg.luns_per_target = 1; + + /* + * As per Micron datasheets, + * vendor[82] is ECC maximum correctability + */ + spinand->base.eccreq.strength = p->vendor[82]; + spinand->base.eccreq.step_size = 512; +} + static const struct spinand_manufacturer_ops micron_spinand_manuf_ops = { .detect = micron_spinand_detect, + .fixup_param_page = micron_fixup_param_page, }; const struct spinand_manufacturer micron_spinand_manufacturer = { diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h index fea820a20bc9..ddb2194273a8 100644 --- a/include/linux/mtd/spinand.h +++ b/include/linux/mtd/spinand.h @@ -461,4 +461,8 @@ int spinand_match_and_init(struct spinand_device *dev, int spinand_upd_cfg(struct spinand_device *spinand, u8 mask, u8 val); int spinand_select_target(struct spinand_device *spinand, unsigned int target); +const struct spi_mem_op * +spinand_select_op_variant(struct spinand_device *spinand, + const struct spinand_op_variants *variants); + #endif /* __LINUX_MTD_SPINAND_H */ -- 2.17.1