Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp7986927ybi; Tue, 23 Jul 2019 00:47:00 -0700 (PDT) X-Google-Smtp-Source: APXvYqzohuU1tQJ/2q82igDM72Dc9ykBVzBsOhoZdVtXMqtK6fdTVDTmqzdlT0DiQutVqyLE6hMi X-Received: by 2002:a63:e5a:: with SMTP id 26mr72623808pgo.3.1563868020430; Tue, 23 Jul 2019 00:47:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563868020; cv=none; d=google.com; s=arc-20160816; b=nM7AwMVP4TY2Iwfgd2giLBfRJqS33ESNRxlnAbu51q2H+UIbljJdSi8Lh3Cphxuqc8 rYX1dtl4n649XO0UuoRdAYNv4F3EZA6+wJ4G3BxyN2eGCn+92rOWjZ0wgNcQ50DpP6hN YlCuO9GxdzuBhfNct2bXPZl9Q2wyNdGlL9HJYYPb2nDKE7rmYWhlBkUcff213OKudkbR rygPlBNxipqF99fXBaPYX/r6jOGHK088yDTeTZYeHrXOhT2UQSAran4RBvfvQmIQvWd/ U6rb0zEYCHJBBYsxSSh5GyDMwr9ur2Vu+TfiWCDFJVQIJLeNPgLGE5c8vUPONQd4EkrP AlZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=317qAQxotsgQLMyHaOatEPkOpAMyuma68l0S3IPmCaI=; b=RWN/g2/tSiYjUmKmY+Qf7XtN0FGE0KseIKQZcbiZVnu5LvsheN8VTffnrW8L9rhAj/ J+gnuMBbWYfLlkVG2B4zi9YDQWKFKrxGTP1jSZtf8mq0/hvtx4pWPhSKCI2LlTzWw3qy swEnVq38/v0QXNlVyOKmyKbedsUXlwZTPcwVAVGjP3FQP7+6iqosBFpqEd4cK4qf+oAz wD48DBWpj5dz495V3foeWyKRlDrCBG1EBCACrTEj99e9/p1oZRfLK5XzEcrIlfy0orLU 2WquImxT2q1EHXygQX0k2o9P8/iNYhcncDLI0GzfgcZ0G19aYGfko70TeYzYCL6JFETw phXw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o21si10103940pll.169.2019.07.23.00.46.42; Tue, 23 Jul 2019 00:47:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732860AbfGVWBh (ORCPT + 99 others); Mon, 22 Jul 2019 18:01:37 -0400 Received: from mail-io1-f68.google.com ([209.85.166.68]:34180 "EHLO mail-io1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732797AbfGVWBh (ORCPT ); Mon, 22 Jul 2019 18:01:37 -0400 Received: by mail-io1-f68.google.com with SMTP id k8so77497551iot.1; Mon, 22 Jul 2019 15:01:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=317qAQxotsgQLMyHaOatEPkOpAMyuma68l0S3IPmCaI=; b=EcfolNmWHKOs07TusFtE8Xttqyv9FzRhG8syMXj0+af/nARq1kziopo4MdR3KWeUQN 5PdZ7eVxNyDMyWwG/gwIpmBBtUcq0psMyVyyYE0fAj9rVzUiFrGtdI2uVefbf7wVpcuI PeJfuAWiZv6Rn5fsTsD6XHi4qxpV7ZqyCCrI7NsNkmNg+13g3qCD4TKKdJU6aKLlBQPz sQXrAzXqt4W65f5pM/rczCu46acbx/+HOmA42Sx53BD9CGORCogsNjX0DXN8AX3ppefW 10laOp4O29f9cpWMZuY3XetaTzOpRkrcJQnx/VGAzedBfgIzCxyINT+9nn2WwyetKueU 6GbQ== X-Gm-Message-State: APjAAAVcFz4zQGCzSWgqUWZF+/D27JZBz4Jb4wbpxh4IpiSspkZgmSNq PXQyPNCqK7VfMskTen8k9S63wgE= X-Received: by 2002:a5d:9643:: with SMTP id d3mr70534966ios.227.1563832896219; Mon, 22 Jul 2019 15:01:36 -0700 (PDT) Received: from localhost ([64.188.179.254]) by smtp.gmail.com with ESMTPSA id c81sm63005975iof.28.2019.07.22.15.01.35 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Mon, 22 Jul 2019 15:01:35 -0700 (PDT) Date: Mon, 22 Jul 2019 16:01:34 -0600 From: Rob Herring To: Manish Narani Cc: ulf.hansson@linaro.org, mark.rutland@arm.com, heiko@sntech.de, michal.simek@xilinx.com, adrian.hunter@intel.com, christoph.muellner@theobroma-systems.com, philipp.tomsich@theobroma-systems.com, viresh.kumar@linaro.org, scott.branden@broadcom.com, ayaka@soulik.info, kernel@esmil.dk, tony.xie@rock-chips.com, rajan.vaja@xilinx.com, jolly.shah@xilinx.com, nava.manne@xilinx.com, mdf@kernel.org, olof@lixom.net, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Subject: Re: [PATCH v2 07/11] dt-bindings: mmc: arasan: Add optional properties for Arasan SDHCI Message-ID: <20190722220134.GA8281@bogus> References: <1561958991-21935-1-git-send-email-manish.narani@xilinx.com> <1561958991-21935-8-git-send-email-manish.narani@xilinx.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1561958991-21935-8-git-send-email-manish.narani@xilinx.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jul 01, 2019 at 10:59:47AM +0530, Manish Narani wrote: > Add optional propeties for Arasan SDHCI which are used to set clk delays > for different speed modes in the controller. > > Signed-off-by: Manish Narani > --- > Documentation/devicetree/bindings/mmc/arasan,sdhci.txt | 15 +++++++++++++++ > 1 file changed, 15 insertions(+) > > diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt > index 7c79496..7425d52 100644 > --- a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt > +++ b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt > @@ -49,6 +49,21 @@ Optional Properties: > properly. Test mode can be used to force the controller to function. > - xlnx,int-clock-stable-broken: when present, the controller always reports > that the internal clock is stable even when it is not. > + - clk-phase-legacy: Input/Output Clock Delay pair in degrees for Legacy Mode. > + - clk-phase-mmc-hs: Input/Output Clock Delay pair degrees for MMC HS. > + - clk-phase-sd-hs: Input/Output Clock Delay pair in degrees for SD HS. > + - clk-phase-uhs-sdr12: Input/Output Clock Delay pair in degrees for SDR12. > + - clk-phase-uhs-sdr25: Input/Output Clock Delay pair in degrees for SDR25. > + - clk-phase-uhs-sdr50: Input/Output Clock Delay pair in degrees for SDR50. > + - clk-phase-uhs-sdr104: Input/Output Clock Delay pair in degrees for SDR104. > + - clk-phase-uhs-ddr50: Input/Output Clock Delay pair in degrees for SD DDR50. > + - clk-phase-mmc-ddr52: Input/Output Clock Delay pair in degrees for MMC DDR52. > + - clk-phase-mmc-hs200: Input/Output Clock Delay pair in degrees for MMC HS200. > + - clk-phase-mmc-hs400: Input/Output Clock Delay pair in degrees for MMC HS400. Either these need vendor prefixes or be added as common properties if that makes sense. Rob > + > + Above mentioned are the clock (phase) delays which are to be configured in the > + controller while switching to particular speed mode. If not specified, driver > + will configure the default value defined for particular mode in it. > > Example: > sdhci@e0100000 { > -- > 2.1.1 >