Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp8349445ybi; Tue, 23 Jul 2019 07:06:42 -0700 (PDT) X-Google-Smtp-Source: APXvYqwE9VSRS9RHgQp0oeD/ZpW7HiVQi1yy5ovccdqWwYkFt8zSzKEvjpQk0tgvlI2+t6v78Ref X-Received: by 2002:a17:902:42d:: with SMTP id 42mr77033206ple.228.1563890802499; Tue, 23 Jul 2019 07:06:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563890802; cv=none; d=google.com; s=arc-20160816; b=jREa+4xr1d7kvJoTznTteT5yUK5K2WJp6qjKt0FoFOGitmJ+UW1q06dXTbQJpPyDlb tphQJ5Kh8dGl1FHHZ/R5QX9/1zhWpy6HZNn/AJ0dNKUjNXMFU7WfC26Nbyifk0w/85ea Oj+rak+CQQS8kzG6lVpMIc+pTfm8aJj9CQwPtDqo5ftKAP36iNUdshGBPdxfsK/hpcSO 87samkydHZ4umcBvGyYB2zFX93g5UBHZLL0uPThv2hwtkPONJvkVAFLB5QQ4XVj7YgbE EC2fgZA4YKSPGuXMl2voiKGHgE+H6I+HDntNZJ3c6jscbYa62DmsVgLHXoOShmcgFiRi kmww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=gMF3TUPPb3L0EOzT7FNuV04687TuyuRiBc4INKc7PJQ=; b=GG+WXxLC1D5pxeU4EH1njcAPZwa1sGvOLGcWroHRsCopNorG2uCaU1gioqMIm7sgh/ 1sTbtJ3Icku/E37gHK8J0Qy7ocTttUVZ+WwlAT6ecNsapIJKjxdKjRVT4Rg61vTMAEje +QCnC61fgJEaMREVV09ISmR/7Uh6oHNFb1H6L+Dhd/A4KAlISHAi/wjdlQuu+On0NvNe 26WxrkUoGUCWCE5cPlCYZNMbERqCjUN/mdVrdlfKvdXhDrRRnApQU9W+Bpbw5vQAncgo sbyEdA0TzFGh7nXxRcKgW/QFLV1DLpJ/3eF5Q8yWE3eXWRhld7cp/fQdBydvABqILVhd MvHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=C3w7Cafe; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a64si13364506pfb.60.2019.07.23.07.06.25; Tue, 23 Jul 2019 07:06:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=C3w7Cafe; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732347AbfGWFub (ORCPT + 99 others); Tue, 23 Jul 2019 01:50:31 -0400 Received: from mail.kernel.org ([198.145.29.99]:47166 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725788AbfGWFub (ORCPT ); Tue, 23 Jul 2019 01:50:31 -0400 Received: from dragon (98.142.130.235.16clouds.com [98.142.130.235]) (using TLSv1.2 with cipher DHE-RSA-AES128-SHA (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 672BC2229A; Tue, 23 Jul 2019 05:50:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1563861030; bh=X9bwV9KQ0C2xh1Si9PIyaiK/1l55d3v6Empbinif5Zo=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=C3w7CafeqVLS3SThwm3ee45OdUjeJps03yo9EBaoC7uPaZH+8gINJE2AZGjA8TGus fdTyIyyPvOeXIFKeWqZulPXfmqP8bQGAGKl2+M3VYe2PCz9XoS9/zEOmbdm2ixriHc RoGwTCrjL+Aoyo5DiqMa4TfmOtBXp+YrbONRbn4E= Date: Tue, 23 Jul 2019 13:49:58 +0800 From: Shawn Guo To: Fancy Fang Cc: "robh+dt@kernel.org" , "mturquette@baylibre.com" , "sboyd@kernel.org" , "s.hauer@pengutronix.de" , Jacky Bai , "festevam@gmail.com" , "kernel@pengutronix.de" , "linux-clk@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , dl-linux-imx Subject: Re: [RESEND PATCH 1/2] clk: imx8mm: rename lcdif pixel clock Message-ID: <20190723054957.GO3738@dragon> References: <20190710041546.23422-1-chen.fang@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190710041546.23422-1-chen.fang@nxp.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jul 10, 2019 at 04:13:37AM +0000, Fancy Fang wrote: > Rename 'lcdif' pixel clock related names to 'disp' names, since: > > First, the lcdif pixel clock is not supplied to LCDIF controller > directly, but to some LPCG clock in display mix. So rename it to > 'disp' pixel clock is more accurate. > > Second, in the imx8mn CCM specification which is designed after > imx8mm, this same pixel root clock name has been modified from > 'LCDIF_PIXEL_CLK_ROOT' to 'DISPLAY_PIXEL_CLK_ROOT'. > > Signed-off-by: Fancy Fang > --- When you resend patches, please state the reason for resending. Shawn > drivers/clk/imx/clk-imx8mm.c | 4 ++-- > include/dt-bindings/clock/imx8mm-clock.h | 2 +- > 2 files changed, 3 insertions(+), 3 deletions(-) > > diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c > index 6b8e75df994d..42f1227a4952 100644 > --- a/drivers/clk/imx/clk-imx8mm.c > +++ b/drivers/clk/imx/clk-imx8mm.c > @@ -210,7 +210,7 @@ static const char *imx8mm_pcie1_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_p > static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", > "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; > > -static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", > +static const char *imx8mm_disp_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", > "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; > > static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", > @@ -535,7 +535,7 @@ static int __init imx8mm_clocks_init(struct device_node *ccm_node) > clks[IMX8MM_CLK_PCIE1_PHY] = imx8m_clk_composite("pcie1_phy", imx8mm_pcie1_phy_sels, base + 0xa380); > clks[IMX8MM_CLK_PCIE1_AUX] = imx8m_clk_composite("pcie1_aux", imx8mm_pcie1_aux_sels, base + 0xa400); > clks[IMX8MM_CLK_DC_PIXEL] = imx8m_clk_composite("dc_pixel", imx8mm_dc_pixel_sels, base + 0xa480); > - clks[IMX8MM_CLK_LCDIF_PIXEL] = imx8m_clk_composite("lcdif_pixel", imx8mm_lcdif_pixel_sels, base + 0xa500); > + clks[IMX8MM_CLK_DISP_PIXEL] = imx8m_clk_composite("disp_pixel", imx8mm_disp_pixel_sels, base + 0xa500); > clks[IMX8MM_CLK_SAI1] = imx8m_clk_composite("sai1", imx8mm_sai1_sels, base + 0xa580); > clks[IMX8MM_CLK_SAI2] = imx8m_clk_composite("sai2", imx8mm_sai2_sels, base + 0xa600); > clks[IMX8MM_CLK_SAI3] = imx8m_clk_composite("sai3", imx8mm_sai3_sels, base + 0xa680); > diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h > index 07e6c686f3ef..91ef77efebd9 100644 > --- a/include/dt-bindings/clock/imx8mm-clock.h > +++ b/include/dt-bindings/clock/imx8mm-clock.h > @@ -119,7 +119,7 @@ > #define IMX8MM_CLK_PCIE1_PHY 104 > #define IMX8MM_CLK_PCIE1_AUX 105 > #define IMX8MM_CLK_DC_PIXEL 106 > -#define IMX8MM_CLK_LCDIF_PIXEL 107 > +#define IMX8MM_CLK_DISP_PIXEL 107 > #define IMX8MM_CLK_SAI1 108 > #define IMX8MM_CLK_SAI2 109 > #define IMX8MM_CLK_SAI3 110 > -- > 2.17.1 >