Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp11161573ybi; Thu, 25 Jul 2019 11:03:48 -0700 (PDT) X-Google-Smtp-Source: APXvYqzJsj5Us2P6jF1en+Bx87rVegm/x8CaEStcdA8PgNDJzjKdkGmVKuYsCP7YgCa/je87IC+M X-Received: by 2002:a62:fb15:: with SMTP id x21mr9914518pfm.233.1564077828374; Thu, 25 Jul 2019 11:03:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564077828; cv=none; d=google.com; s=arc-20160816; b=A0l+mO+pU58mIFO6m/eMZM4BpsHm5C3zrhbR5km30fXtCSO2rh1OAiX+PPP++KYHnv xJtUJ1THtbr/rsEPDAsfXNzuxugUdAxhALM+tBSO2K8vqlr0kUg1WHfzadJ9D+BUdIsb wCXWAs6PIf6RxBCFJBpfIM0M+FVYb9gaClWELSvYJqTxspRClii6qEhu27nf8Z6ZSosY lrd/SpLfds/CwyiD7d5hmmrxmsdrgyal9CUh+hbyDcR2Z+zwA1PVsSEyu+rzJr6Yxv9U hoHZN73xG2RkCMzippMFXiJWdJBKhno9GfrhmovpGEYUCL/FKyYvSFvgkA6cDxf9gOnh obkA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=kAWBqCUI/KfxBn9cc267dDkUtPeFPWU5Fdb7BAiEd6k=; b=Jkmzko/sJglhs5lGxvJ4Xge+9hyF5TDYFwmYqhrDAkO2fnoP6EdWxd/BU+lEyD3+HZ zvtoeqo05pJQ9MIe42xNFcRtulz5O0d/4xMA4XRbX6tuSjCSdDw3jd29H4AspvMRms1n CCeXbXuEnnZ6RLNt8hyL7h5t78qPYnSm3te8RzqcLG0GBKMK/7VtsrtSwp6p3ZtGXtBP 8SLuLH7UC2gM7B1TqTNIuCIFcAAy90j4QHe1vz3djIcCP9nCbUZDyOigpWC9Jfh4nNEy 7f9HAKktdAuTG7VXkg7KSqy6Eig8XX3ECdqJJrv1K019R0Yu9Skr8J0wHEOVkjorKGH/ 60eg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t20si5709131pgv.580.2019.07.25.11.03.20; Thu, 25 Jul 2019 11:03:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389048AbfGYPPI (ORCPT + 99 others); Thu, 25 Jul 2019 11:15:08 -0400 Received: from mga06.intel.com ([134.134.136.31]:22444 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387553AbfGYPPI (ORCPT ); Thu, 25 Jul 2019 11:15:08 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga104.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Jul 2019 08:15:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.64,307,1559545200"; d="scan'208";a="345468013" Received: from tthayer-hp-z620.an.intel.com ([10.122.105.146]) by orsmga005.jf.intel.com with ESMTP; 25 Jul 2019 08:15:03 -0700 From: thor.thayer@linux.intel.com To: mdf@kernel.org, richard.gong@linux.intel.com, agust@denx.de Cc: linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org, Thor Thayer Subject: [PATCHv3 2/3] fpga: altera-cvp: Preparation for V2 parts. Date: Thu, 25 Jul 2019 10:16:47 -0500 Message-Id: <1564067808-21173-3-git-send-email-thor.thayer@linux.intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1564067808-21173-1-git-send-email-thor.thayer@linux.intel.com> References: <1564067808-21173-1-git-send-email-thor.thayer@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Thor Thayer In preparation for adding newer V2 parts that use a FIFO, reorganize altera_cvp_chk_error() and change the write function to block based. V2 parts have a block size matching the FIFO while older V1 parts write a 32 bit word at a time. Signed-off-by: Thor Thayer --- v2 Remove inline function declaration Reverse Christmas Tree format for local variables v3 Add return code check in altera_cvp_chk_error() --- drivers/fpga/altera-cvp.c | 73 ++++++++++++++++++++++++++++++----------------- 1 file changed, 47 insertions(+), 26 deletions(-) diff --git a/drivers/fpga/altera-cvp.c b/drivers/fpga/altera-cvp.c index 3297613722c3..b08c0fd353ba 100644 --- a/drivers/fpga/altera-cvp.c +++ b/drivers/fpga/altera-cvp.c @@ -142,6 +142,42 @@ static int altera_cvp_wait_status(struct altera_cvp_conf *conf, u32 status_mask, return -ETIMEDOUT; } +static int altera_cvp_chk_error(struct fpga_manager *mgr, size_t bytes) +{ + struct altera_cvp_conf *conf = mgr->priv; + u32 val; + int ret; + + /* STEP 10 (optional) - check CVP_CONFIG_ERROR flag */ + ret = altera_read_config_dword(conf, VSE_CVP_STATUS, &val); + if (ret || (val & VSE_CVP_STATUS_CFG_ERR)) { + dev_err(&mgr->dev, "CVP_CONFIG_ERROR after %zu bytes!\n", + bytes); + return -EPROTO; + } + return 0; +} + +static int altera_cvp_send_block(struct altera_cvp_conf *conf, + const u32 *data, size_t len) +{ + u32 mask, words = len / sizeof(u32); + int i, remainder; + + for (i = 0; i < words; i++) + conf->write_data(conf, *data++); + + /* write up to 3 trailing bytes, if any */ + remainder = len % sizeof(u32); + if (remainder) { + mask = BIT(remainder * 8) - 1; + if (mask) + conf->write_data(conf, *data & mask); + } + + return 0; +} + static int altera_cvp_teardown(struct fpga_manager *mgr, struct fpga_image_info *info) { @@ -264,39 +300,29 @@ static int altera_cvp_write_init(struct fpga_manager *mgr, return 0; } -static inline int altera_cvp_chk_error(struct fpga_manager *mgr, size_t bytes) -{ - struct altera_cvp_conf *conf = mgr->priv; - u32 val; - - /* STEP 10 (optional) - check CVP_CONFIG_ERROR flag */ - altera_read_config_dword(conf, VSE_CVP_STATUS, &val); - if (val & VSE_CVP_STATUS_CFG_ERR) { - dev_err(&mgr->dev, "CVP_CONFIG_ERROR after %zu bytes!\n", - bytes); - return -EPROTO; - } - return 0; -} - static int altera_cvp_write(struct fpga_manager *mgr, const char *buf, size_t count) { struct altera_cvp_conf *conf = mgr->priv; + size_t done, remaining, len; const u32 *data; - size_t done, remaining; int status = 0; - u32 mask; /* STEP 9 - write 32-bit data from RBF file to CVP data register */ data = (u32 *)buf; remaining = count; done = 0; - while (remaining >= 4) { - conf->write_data(conf, *data++); - done += 4; - remaining -= 4; + while (remaining) { + if (remaining >= sizeof(u32)) + len = sizeof(u32); + else + len = remaining; + + altera_cvp_send_block(conf, data, len); + data++; + done += len; + remaining -= len; /* * STEP 10 (optional) and STEP 11 @@ -314,11 +340,6 @@ static int altera_cvp_write(struct fpga_manager *mgr, const char *buf, } } - /* write up to 3 trailing bytes, if any */ - mask = BIT(remaining * 8) - 1; - if (mask) - conf->write_data(conf, *data & mask); - if (altera_cvp_chkcfg) status = altera_cvp_chk_error(mgr, count); -- 2.7.4