Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp11838660ybi; Fri, 26 Jul 2019 00:23:04 -0700 (PDT) X-Google-Smtp-Source: APXvYqzPzjsfXK7Ds9OpKCJSQJhQeIwoz636pkjG4X5eQC0zf5CxlFu4LtKfrjauuLul+6fO+vVv X-Received: by 2002:a63:608c:: with SMTP id u134mr90552454pgb.274.1564125784331; Fri, 26 Jul 2019 00:23:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564125784; cv=none; d=google.com; s=arc-20160816; b=uozAqtPXyaJMCv1g/BiRdvb/dCkNCMufp7GxK/xs9zLZ/6GKU3kUWO437F5gzWIBqv HPMgpyLie3XifXOo6zho42aWls+9YARE9TwMIWvbT3xYh9NylbhL8WLicRB7jZcKkP7Z Q4Wu4st7QXq/bVVdMK4bmwQ/m7GNgs6JWbRxObXHFmsn9WdfFNvAd7v5TqDsa45kchCu kkW+E1o4tIbyWKniGrmoaG8eZxsVIbot1jtkATmWRf7Uep/AlHm3nR79HZIaub5zQWPM OvPvME0gj/0Ir/NDQBWqx9pU0LYt2XXkZwQ2TKQs9/K8kgCD2eTNlX+GARWx8n+BYSvk UDfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=UKHcPnP1X/YH0KxOMapb8zoNNla2jhYhzX+lsHS5cTM=; b=XrPHcz3ZJCA5OZ5eIQmAt27J5JtaKY+PwyHan5ePCN4/0qWDd/Rk40UMXetXxq27Kl 5DgQdz0G1DPqQ9MYOzcn8+2T6DDp+oKYStZLp+WqQA2Wtlikjk09kU6NOzCEyybONO/I +GbxseMUpY/bgXNhcrULA2XOIyExn8/Jn2aHjqKotSW667TmT4Kc/B+bnCtcb76pirKd 4qHe3PXS0cq+XM82ExlPx0AJoIG/4H9lZXXb9nZhq5K9vHzOOMvZtaGZTLBO3YHxzcZX jX1ZPys+WWnueJyZz/iBGVNvB2AUbRNvT+IcdUzb/t7z62mHXB5g9rsblkDonJoodzp9 yigQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="E/8yDjb7"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p62si17578209pjp.66.2019.07.26.00.22.49; Fri, 26 Jul 2019 00:23:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="E/8yDjb7"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726575AbfGZHVq (ORCPT + 99 others); Fri, 26 Jul 2019 03:21:46 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:42691 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726422AbfGZHVp (ORCPT ); Fri, 26 Jul 2019 03:21:45 -0400 Received: by mail-pf1-f195.google.com with SMTP id q10so24055118pff.9 for ; Fri, 26 Jul 2019 00:21:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=UKHcPnP1X/YH0KxOMapb8zoNNla2jhYhzX+lsHS5cTM=; b=E/8yDjb7ZXAoXz4rohf7xtU4fhLLX5e2g+HPtRaZkv3EEOnRi93Lc23PAFcSQlkXjb J3Wa6rERdfomrw2OTiK4FH5qYxtfwCfuIP5rQTWocufBjT6s+yyn1isAdW1mS7TBlhF9 zqljjj5O16ddI36qYavzuNIlDPSDILRII6NiiRPPmJihn6ZmtXZXEsUy2qxRn9toErIe 4pfyj+dW/0gFmCbyCGfQd+hC89i8hZK+dH8qwarrCFKd4U4csbslNRiqS39I2iAeb36O DbPPLxMS6drd93OWQxQEkAus7EIMyOpygAFaoynlbckmOxeAGcmfGvzwBIlPb3h08hLh 3cYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=UKHcPnP1X/YH0KxOMapb8zoNNla2jhYhzX+lsHS5cTM=; b=kLjev8eYmL0diM0FSNs3Bp+x4thwIxGkB3Z6PuQkYjdUYaLuTFBa/qLKZ2Iq0poZpN dgY90kRVx/tuENDMPvxyNJCm+JFXAWlgsNjARFRzfapc7ViJWYMkdX39xqfjVI47x/sm z516VN8BlskuY3nLQAxILNRgSDKiN4m5Rd3POCFuc2pSpNZnt4yjNXbT0z7agCW+Zq9y OX3m1rmM0WtJTytxIYGvkkoKVyQt1U3Avv1ATEkscdWUSHOPN2dQUorBoXa0xkDI700y pi5XfIqnf1PiF9HsXdTwdRqJdstbzEwFcUXeVw/Gxqk+jbP//9Iy91XpRkkGOGH94EZe amzw== X-Gm-Message-State: APjAAAVuO66sqaU7rKlIbDZuc1QIMtVm1iL1ood1qBK6WLXqrrBdQYST UMtZZu8yIhpdDFUKXbW3fVOPqg== X-Received: by 2002:a63:b747:: with SMTP id w7mr36749242pgt.205.1564125704234; Fri, 26 Jul 2019 00:21:44 -0700 (PDT) Received: from baolinwangubtpc.spreadtrum.com ([117.18.48.82]) by smtp.gmail.com with ESMTPSA id o12sm39216152pjr.22.2019.07.26.00.21.40 (version=TLS1 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 26 Jul 2019 00:21:43 -0700 (PDT) From: Baolin Wang To: broonie@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, orsonzhai@gmail.com, zhang.lyra@gmail.com Cc: weicx@spreadst.com, sherry.zong@unisoc.com, baolin.wang@linaro.org, vincent.guittot@linaro.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 6/6] dt-bindings: spi: sprd: Change the hwlock support to be optional Date: Fri, 26 Jul 2019 15:20:53 +0800 Message-Id: <23d51f5d9c9cc647ad0c5a1fb950d3d9fb9c1303.1564125131.git.baolin.wang@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org No need to add hardware spinlock proctection due to add multiple msater channel, so change it to be optional in documentation. Signed-off-by: Baolin Wang --- .../devicetree/bindings/spi/spi-sprd-adi.txt | 11 ++++++++--- 1 file changed, 8 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/spi/spi-sprd-adi.txt b/Documentation/devicetree/bindings/spi/spi-sprd-adi.txt index 8de589b..2567c82 100644 --- a/Documentation/devicetree/bindings/spi/spi-sprd-adi.txt +++ b/Documentation/devicetree/bindings/spi/spi-sprd-adi.txt @@ -25,18 +25,23 @@ data by ADI software channels at the same time, or two parallel routine of setti ADI registers will make ADI controller registers chaos to lead incorrect results. Then we need one hardware spinlock to synchronize between the multiple subsystems. +The new version ADI controller supplies multiple master channels for different +subsystem accessing, that means no need to add hardware spinlock to synchronize, +thus change the hardware spinlock support to be optional to keep backward +compatibility. + Required properties: - compatible: Should be "sprd,sc9860-adi". - reg: Offset and length of ADI-SPI controller register space. -- hwlocks: Reference to a phandle of a hwlock provider node. -- hwlock-names: Reference to hwlock name strings defined in the same order - as the hwlocks, should be "adi". - #address-cells: Number of cells required to define a chip select address on the ADI-SPI bus. Should be set to 1. - #size-cells: Size of cells required to define a chip select address size on the ADI-SPI bus. Should be set to 0. Optional properties: +- hwlocks: Reference to a phandle of a hwlock provider node. +- hwlock-names: Reference to hwlock name strings defined in the same order + as the hwlocks, should be "adi". - sprd,hw-channels: This is an array of channel values up to 49 channels. The first value specifies the hardware channel id which is used to transfer data triggered by hardware automatically, and the second -- 1.7.9.5