Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp11950475ybi; Fri, 26 Jul 2019 02:19:45 -0700 (PDT) X-Google-Smtp-Source: APXvYqyMzEmBwZz0PFlY6RKYC2w+TvN4fcglqNLKd/iciIgprHVD+GwBARYZHEA+7DeswjiDPdjW X-Received: by 2002:aa7:95bb:: with SMTP id a27mr21707753pfk.229.1564132785486; Fri, 26 Jul 2019 02:19:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564132785; cv=none; d=google.com; s=arc-20160816; b=jgyTX1mJkWj09N20swggSZLBlacMm30rs6fakd2VgBRTHDpRrG9j8ul6vmlh4eIcjA pEaThPmmHS6fr4RlGlLjt3IWz9LAibokjSHBjtFgVB1Z/ew4qYBCLB3WFlmjTQe5s3Uh Btf/PwZNKeQQ+BzsRIyT5wC59Sk4SO5HPiZnjjrbAfOTnYlSKg3S7onPJIkGf2ad0j0G NJUkuSwNiotR/6dUlKWqo6fJv4ASgIQGFIcZUE5i1gU+sYdzrRIjAH+ZjAYdVBCKcjSe JX2DU02UHy7dmJqctYdQZZGq6XKj2RdsUJ+kG4i085QWV7fiVfK9iG0boaX3+0578/bF OsrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=WC/ALCEUONqObAJ7LuVmUOq0tvARi6V+keBszom7754=; b=hmgprg6GWWKEF0Y5xW5n9KIJRSsmFpZmDRFuKywFQ25IOygyYPC3qixaotReY8CVKB 23js8H8QsRaYr7w3DC1QFeLd02QoaJC2661O6A92zWhoOpbq+BRuPJ0IqMS5rtF+aYxy RDUrzFqIyruzpnUbE5mK+5LHApCC7lWdrqaR7aW6omsxYhaxJP5/vxzbLg6FaK60P9BK F7VhbVjYpHBkWMbEIG3B61XiD6B+lQsRKrtWviy3LVGf8+cGAZu1oYkIww5Ea6XEEprg Wrp7nAETW5AAjPTxl5nrU8TgByjHp++4X9iQDL84psk/87eZCQA9iB6DEt6gzz274Cch zDRw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x16si21262332plr.214.2019.07.26.02.19.30; Fri, 26 Jul 2019 02:19:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726141AbfGZJRV (ORCPT + 99 others); Fri, 26 Jul 2019 05:17:21 -0400 Received: from metis.ext.pengutronix.de ([85.220.165.71]:59493 "EHLO metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725944AbfGZJRU (ORCPT ); Fri, 26 Jul 2019 05:17:20 -0400 Received: from pty.hi.pengutronix.de ([2001:67c:670:100:1d::c5]) by metis.ext.pengutronix.de with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1hqwLl-00089A-Ez; Fri, 26 Jul 2019 11:17:17 +0200 Received: from ore by pty.hi.pengutronix.de with local (Exim 4.89) (envelope-from ) id 1hqwLk-0002Jc-5Q; Fri, 26 Jul 2019 11:17:16 +0200 Date: Fri, 26 Jul 2019 11:17:16 +0200 From: Oleksij Rempel To: Richard Zhu Cc: jassisinghbrar@gmail.com, aisheng.dong@nxp.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [RFC] mailbox: imx: Add support for i.MX v1 messaging unit Message-ID: <20190726091716.hyqghm46u5wopfk2@pengutronix.de> References: <1564129776-19574-1-git-send-email-hongxing.zhu@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1564129776-19574-1-git-send-email-hongxing.zhu@nxp.com> X-Sent-From: Pengutronix Hildesheim X-URL: http://www.pengutronix.de/ X-IRC: #ptxdist @freenode X-Accept-Language: de,en X-Accept-Content-Type: text/plain X-Uptime: 11:09:35 up 69 days, 15:27, 52 users, load average: 0.06, 0.11, 0.14 User-Agent: NeoMutt/20170113 (1.7.2) X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::c5 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Jul 26, 2019 at 04:29:36PM +0800, Richard Zhu wrote: > There is a version1.0 MU on i.MX7ULP platform. > One new version ID register is added, and the offset is 0. > TRn registers are defined at the offset 0x20 ~ 0x2C. > RRn registers are defined at the offset 0x40 ~ 0x4C. > SR/CR registers are defined at 0x60/0x64. > Extend this driver to support it. Heh.. i feel like NXP/Freescale have old tradition of moving around registers and adding/removing the version register :) Since it is not first time, I would prefer to have register layout linked on probe and not calculating or if-ing it on runtime. Especially, because I assume it is not the last layout change. For example see: https://elixir.bootlin.com/linux/v5.3-rc1/source/drivers/remoteproc/imx_rproc.c#L336 dcfg = of_device_get_match_data(dev); or https://elixir.bootlin.com/linux/v5.3-rc1/source/drivers/net/ethernet/atheros/ag71xx.c#L1651 and please, do not try to detect version by reading wrong register. We have devicetree compatible for this use case. > Signed-off-by: Richard Zhu > --- > drivers/mailbox/imx-mailbox.c | 45 +++++++++++++++++++++++++++++++++---------- > 1 file changed, 35 insertions(+), 10 deletions(-) > > diff --git a/drivers/mailbox/imx-mailbox.c b/drivers/mailbox/imx-mailbox.c > index 25be8bb..eb55bbe 100644 > --- a/drivers/mailbox/imx-mailbox.c > +++ b/drivers/mailbox/imx-mailbox.c > @@ -12,10 +12,14 @@ > #include > #include > > +#define MU_VER_ID_V1 0x0100 > + > /* Transmit Register */ > #define IMX_MU_xTRn(x) (0x00 + 4 * (x)) > +#define IMX_MU_xTRn_V1(x) (0x20 + 4 * (x)) > /* Receive Register */ > #define IMX_MU_xRRn(x) (0x10 + 4 * (x)) > +#define IMX_MU_xRRn_V1(x) (0x40 + 4 * (x)) > /* Status Register */ > #define IMX_MU_xSR 0x20 > #define IMX_MU_xSR_GIPn(x) BIT(28 + (3 - (x))) > @@ -25,6 +29,7 @@ > > /* Control Register */ > #define IMX_MU_xCR 0x24 > +#define IMX_MU_xSCR_V1_OFFSET 0x40 > /* General Purpose Interrupt Enable */ > #define IMX_MU_xCR_GIEn(x) BIT(28 + (3 - (x))) > /* Receive Interrupt Enable */ > @@ -63,6 +68,7 @@ struct imx_mu_priv { > struct imx_mu_con_priv con_priv[IMX_MU_CHANS]; > struct clk *clk; > int irq; > + int version; > > bool side_b; > }; > @@ -85,13 +91,16 @@ static u32 imx_mu_read(struct imx_mu_priv *priv, u32 offs) > static u32 imx_mu_xcr_rmw(struct imx_mu_priv *priv, u32 set, u32 clr) > { > unsigned long flags; > - u32 val; > + u32 val, offset; > + > + offset = unlikely(priv->version == MU_VER_ID_V1) ? > + IMX_MU_xSCR_V1_OFFSET : 0; > > spin_lock_irqsave(&priv->xcr_lock, flags); > - val = imx_mu_read(priv, IMX_MU_xCR); > + val = imx_mu_read(priv, IMX_MU_xCR + offset); > val &= ~clr; > val |= set; > - imx_mu_write(priv, val, IMX_MU_xCR); > + imx_mu_write(priv, val, IMX_MU_xCR + offset); > spin_unlock_irqrestore(&priv->xcr_lock, flags); > > return val; > @@ -109,10 +118,13 @@ static irqreturn_t imx_mu_isr(int irq, void *p) > struct mbox_chan *chan = p; > struct imx_mu_priv *priv = to_imx_mu_priv(chan->mbox); > struct imx_mu_con_priv *cp = chan->con_priv; > - u32 val, ctrl, dat; > + u32 val, ctrl, dat, offset; > + > + offset = unlikely(priv->version == MU_VER_ID_V1) ? > + IMX_MU_xSCR_V1_OFFSET : 0; > > - ctrl = imx_mu_read(priv, IMX_MU_xCR); > - val = imx_mu_read(priv, IMX_MU_xSR); > + ctrl = imx_mu_read(priv, IMX_MU_xCR + offset); > + val = imx_mu_read(priv, IMX_MU_xSR + offset); > > switch (cp->type) { > case IMX_MU_TYPE_TX: > @@ -138,10 +150,14 @@ static irqreturn_t imx_mu_isr(int irq, void *p) > imx_mu_xcr_rmw(priv, 0, IMX_MU_xCR_TIEn(cp->idx)); > mbox_chan_txdone(chan, 0); > } else if (val == IMX_MU_xSR_RFn(cp->idx)) { > - dat = imx_mu_read(priv, IMX_MU_xRRn(cp->idx)); > + if (unlikely(priv->version == MU_VER_ID_V1)) > + dat = imx_mu_read(priv, IMX_MU_xRRn_V1(cp->idx)); > + else > + dat = imx_mu_read(priv, IMX_MU_xRRn(cp->idx)); > mbox_chan_received_data(chan, (void *)&dat); > } else if (val == IMX_MU_xSR_GIPn(cp->idx)) { > - imx_mu_write(priv, IMX_MU_xSR_GIPn(cp->idx), IMX_MU_xSR); > + imx_mu_write(priv, IMX_MU_xSR_GIPn(cp->idx), > + IMX_MU_xSR + offset); > mbox_chan_received_data(chan, NULL); > } else { > dev_warn_ratelimited(priv->dev, "Not handled interrupt\n"); > @@ -159,7 +175,10 @@ static int imx_mu_send_data(struct mbox_chan *chan, void *data) > > switch (cp->type) { > case IMX_MU_TYPE_TX: > - imx_mu_write(priv, *arg, IMX_MU_xTRn(cp->idx)); > + if (unlikely(priv->version == MU_VER_ID_V1)) > + imx_mu_write(priv, *arg, IMX_MU_xTRn_V1(cp->idx)); > + else > + imx_mu_write(priv, *arg, IMX_MU_xTRn(cp->idx)); > imx_mu_xcr_rmw(priv, IMX_MU_xCR_TIEn(cp->idx), 0); > break; > case IMX_MU_TYPE_TXDB: > @@ -253,11 +272,17 @@ static struct mbox_chan * imx_mu_xlate(struct mbox_controller *mbox, > > static void imx_mu_init_generic(struct imx_mu_priv *priv) > { > + u32 offset; > + > if (priv->side_b) > return; > > + priv->version = imx_mu_read(priv, 0) >> 16; > + offset = unlikely(priv->version == MU_VER_ID_V1) ? > + IMX_MU_xSCR_V1_OFFSET : 0; > + > /* Set default MU configuration */ > - imx_mu_write(priv, 0, IMX_MU_xCR); > + imx_mu_write(priv, 0, IMX_MU_xCR + offset); > } > > static int imx_mu_probe(struct platform_device *pdev) > -- > 2.7.4 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel > -- Pengutronix e.K. | | Industrial Linux Solutions | http://www.pengutronix.de/ | Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 | Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |