Received: by 2002:a17:90a:37a3:0:0:0:0 with SMTP id v32csp13122740pjb; Fri, 26 Jul 2019 05:40:20 -0700 (PDT) X-Google-Smtp-Source: APXvYqzxj+6WkBhqV4ffNKCZ2L/O/PNiv3qi5vx1mN1p9PWxyltZn50+EagMzcMvvqK64D5OMkJX X-Received: by 2002:a17:90a:de02:: with SMTP id m2mr97617692pjv.18.1564144820655; Fri, 26 Jul 2019 05:40:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564144820; cv=none; d=google.com; s=arc-20160816; b=RzUd0TK27xyVcLOLh2/S3EX9gd7ztgUf0b3y1+Bkr5NE8Oeo2CK9nmR+lv3xNFUFmM JqXb5jCjg95H5iGd3q/PSC0meAgIPFu/FXAlPqyArQO1obDeVN8LoMI1Ads6OupFGRH2 gxRC7gDNz2mqFbK6oKhAc54vqLuwAmM20I9SIbHgqIk5e5kURaWPDSyN8tKWDZ07ASw/ bmLLsvEj9jHZUAp/ldUN8rXsuTeHWrNkGfuppXoItcDX4qYUzDRZTdBURazkt3tR3CkE qVXx8G3I7LN+aNKj+QMqAPgRVLvJjC5gB1T7NIY2x5Uj+bxK55hqxhoUzyEPDhvoLT3r 9Zfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=BQ1LO/VDAW8qNpDcHzHeqVu+uVoEv8uppOPVxWd20Dw=; b=F3EhXIxSDLHTEBSDdxkrwoSaV3DZ2gbPXjIc2gmXQHPq6HpietE2FmF2QGagF0gEl4 QZGeNlq3fx/DZO7y3xsdIl3Bviuf/W8ghHTyf1XH0iz71UxMvfT6rOk3bQGHpSI7E8Nw Q6nnYuxE7+mAc0TEzob34OGiHxU7cR1gvi7UdortEkrGUNtdjrijtiiNqwt1FASoiQ2L Z/1+MCRjm4+j3UrYYqjmlGJvG78r8ACUvu5riEfa5HZl4Pz+cHP++/6CvyvPlTzF7RUE tH2hpOHiYGOZrk6bs3bqEp1dNWCm1k2oxGJfxr62ZSGkHxep5VhXbHBMgXnO/yFhY2TY NWrA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i185si19726188pge.505.2019.07.26.05.40.04; Fri, 26 Jul 2019 05:40:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727481AbfGZMi3 (ORCPT + 99 others); Fri, 26 Jul 2019 08:38:29 -0400 Received: from foss.arm.com ([217.140.110.172]:42694 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726555AbfGZMi2 (ORCPT ); Fri, 26 Jul 2019 08:38:28 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 6DBC5337; Fri, 26 Jul 2019 05:38:27 -0700 (PDT) Received: from [10.1.197.57] (e110467-lin.cambridge.arm.com [10.1.197.57]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 4E1C13F694; Fri, 26 Jul 2019 05:38:26 -0700 (PDT) Subject: Re: [PATCH 1/3] arm64: perf: Mark expected switch fall-through To: Will Deacon , Mark Rutland Cc: Anders Roxell , Kees Cook , "Gustavo A. R. Silva" , catalin.marinas@arm.com, linux-kernel@vger.kernel.org, stable@vger.kernel.org, linux-arm-kernel@lists.infradead.org References: <20190726112716.19104-1-anders.roxell@linaro.org> <20190726121056.GA26088@lakrids.cambridge.arm.com> <20190726121354.GB26088@lakrids.cambridge.arm.com> <20190726122728.jhn4e6wq7rcowyi4@willie-the-truck> From: Robin Murphy Message-ID: <1549fe77-367f-fee1-c09c-e429fca91051@arm.com> Date: Fri, 26 Jul 2019 13:38:24 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190726122728.jhn4e6wq7rcowyi4@willie-the-truck> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 26/07/2019 13:27, Will Deacon wrote: > On Fri, Jul 26, 2019 at 01:13:54PM +0100, Mark Rutland wrote: >> On Fri, Jul 26, 2019 at 01:10:57PM +0100, Mark Rutland wrote: >>> On Fri, Jul 26, 2019 at 01:27:16PM +0200, Anders Roxell wrote: >>>> When fall-through warnings was enabled by default, commit d93512ef0f0e >>>> ("Makefile: Globally enable fall-through warning"), the following >>>> warnings was starting to show up: >>>> >>>> ../arch/arm64/kernel/hw_breakpoint.c: In function ‘hw_breakpoint_arch_parse’: >>>> ../arch/arm64/kernel/hw_breakpoint.c:540:7: warning: this statement may fall >>>> through [-Wimplicit-fallthrough=] >>>> if (hw->ctrl.len == ARM_BREAKPOINT_LEN_1) >>>> ^ >>>> ../arch/arm64/kernel/hw_breakpoint.c:542:3: note: here >>>> case 2: >>>> ^~~~ >>>> ../arch/arm64/kernel/hw_breakpoint.c:544:7: warning: this statement may fall >>>> through [-Wimplicit-fallthrough=] >>>> if (hw->ctrl.len == ARM_BREAKPOINT_LEN_2) >>>> ^ >>>> ../arch/arm64/kernel/hw_breakpoint.c:546:3: note: here >>>> default: >>>> ^~~~~~~ >>>> >>>> Rework so that the compiler doesn't warn about fall-through. Rework so >>>> the code looks like the arm code. Since the comment in the function >>>> indicates taht this is supposed to behave the same way as arm32 because >>> >>> Typo: s/taht/that/ >>> >>>> it handles 32-bit tasks also. >>>> >>>> Cc: stable@vger.kernel.org # v3.16+ >>>> Fixes: 6ee33c2712fc ("ARM: hw_breakpoint: correct and simplify alignment fixup code") >>>> Signed-off-by: Anders Roxell >>> >>> The patch itself looks fine, but I don't think this needs a CC to >>> stable, nor does it require that fixes tag, as there's no functional >>> problem. >> >> Hmm... I now see I spoke too soon, and this is making the 1-byte >> breakpoint work at a 3-byte offset. > > I still don't think it's quite right though, since it forbids a 2-byte > watchpoint on a byte-aligned address. Plus, AFAICS, a 1-byte watchpoint on a 2-byte-aligned address. Not that I know anything about this code, but it does start to look like it might want rewriting without the offending switch statement anyway. At a glance, it looks like the intended semantic might boil down to: if (hw->ctrl.len > offset) return -EINVAL; Robin. > I think the arm64 code matches what we had on 32-bit prior to > d968d2b801d8 ("ARM: 7497/1: hw_breakpoint: allow single-byte watchpoints > on all addresses"), so we should have one patch bringing us up to speed > with that change, and then another annotating the fallthroughs. > > Will > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel >