Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp2586327ybi; Sun, 28 Jul 2019 12:27:10 -0700 (PDT) X-Google-Smtp-Source: APXvYqxhXWp24RxvuXWS2pgSc5HZgP+YzRoIONqvfDdvqljneowAyaSOizEI73s5Cp2GF0SVbHKR X-Received: by 2002:a17:902:ba8e:: with SMTP id k14mr106403137pls.256.1564342030849; Sun, 28 Jul 2019 12:27:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564342030; cv=none; d=google.com; s=arc-20160816; b=ktKzptwLM+ZEEjm8CmTGHqXmxvqBd7upYGPgyrMd/wfJ0A7sniBjuqK74r2tMs+8h9 S2t2W5lbvErV+KXHKUndS7l3LNaLo7vfdsCvXT5oResHCTds0LkFscoLBCjejOW9YCjx dcaILgqoVNh7OUr/u1noCW6GOGbmOXJOLEZWgZjPV3RQsYxH7H2xuYf/yvPfKXmSSgqc M+Cn3/9jnl7o93zqwkOUbUUkRVv3u2j+oMVTJrpuX1jRqHpmP0ftbifjQNQZf5NKqnGJ 2Lp+mvTqmsEb4zvqCdxD0ZAcmLsU11IE9N6Z119mQxFo0s3SnqKYt5+0/YnEWTKjcHY+ PwDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=slXWwgn0kNi+Gq6Frrn8ntauXXCRLFARwCdZDvhWQio=; b=MoAbUhuyD9gKkReePnb3Y+z1rcu6djlAqgNVQxdjnl2wj6WqG7f7X+eRKvuB8743eQ Mg9qOt7y/g/+zL81XeeOEWeNu5rLBzBUxjBYYFRUg5qIYqM7JfosdgK+Cxoqgkvi+FV5 YXC1zXD2DBgzWu21QfLxjC7c3zMFK83TO8+dF8MPZV6yow6iB1Z1AhoEjoYklJ78vO27 wGECkllDYnS54O564mfeHKaGXxL/NNfHrFzIPmjjOf8U7U9V5fWgUs0xLlKyK4zN4YFC Lm/PPs0sDMBy20vbs97DtzlWBnei4N/RyAVtiyny1a2RRkQ80MfbfUC8OatRlP8VhyYf pg1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a191si25121564pge.93.2019.07.28.12.26.55; Sun, 28 Jul 2019 12:27:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726279AbfG1TYt (ORCPT + 99 others); Sun, 28 Jul 2019 15:24:49 -0400 Received: from inva021.nxp.com ([92.121.34.21]:48028 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726105AbfG1TYs (ORCPT ); Sun, 28 Jul 2019 15:24:48 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 26F60201282; Sun, 28 Jul 2019 21:24:46 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 15AE6201275; Sun, 28 Jul 2019 21:24:46 +0200 (CEST) Received: from fsr-ub1864-103.ea.freescale.net (fsr-ub1864-103.ea.freescale.net [10.171.82.17]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id 5B56E2060A; Sun, 28 Jul 2019 21:24:45 +0200 (CEST) From: Daniel Baluta To: broonie@kernel.org Cc: l.stach@pengutronix.de, mihai.serban@gmail.com, alsa-devel@alsa-project.org, viorel.suman@nxp.com, timur@kernel.org, shengjiu.wang@nxp.com, angus@akkea.ca, tiwai@suse.com, nicoleotsuka@gmail.com, linux-imx@nxp.com, kernel@pengutronix.de, festevam@gmail.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh@kernel.org, Daniel Baluta Subject: [PATCH v2 0/7] Add support for new SAI IP version Date: Sun, 28 Jul 2019 22:24:22 +0300 Message-Id: <20190728192429.1514-1-daniel.baluta@nxp.com> X-Mailer: git-send-email 2.17.1 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org So far SAI IPs integrated with imx6 only supported one data line. Starting with imx7 and imx8 SAI integration support up to 8 data lines. New SAI IP version introduces two new registers (Version and Parmeter registers) which are placed at the beginning of register address space. For this reason we need to fix the register's address. Changes since v1: - removed patches from Lucas as they were already accepted - addressed comments from Lucas and Nicolin regarding device tree property naming - removed comment saying that "datalines" must be always consecutively enabled (this is not true, checked with IP owner) - added new patch to document newly introduced compatbile strings - removed patch introducing combined mode as I will still need some time to figure out how to properly allow users to set it. Nicolin, Unfortunately I couldn't find any clean solution on handling registers address shifts. As mentioned in patch 5/7 Tx/Rx data registers and Tx/Rx FIFO registers keep their addresses while others are shifted by 8 bytes. Even if I could create two regmaps as suggested I will still need to update each call of regmap_functions. Daniel Baluta (7): ASoC: fsl_sai: Add registers definition for multiple datalines ASoC: fsl_sai: Update Tx/Rx channel enable mask ASoC: fsl_sai: Add support to enable multiple data lines ASoC: dt-bindings: Document dl-mask property ASoC: fsl_sai: Add support for SAI new version ASoC: fsl_sai: Add support for imx7ulp/imx8mq ASoC: dt-bindings: Introduce compatible strings for 7ULP and 8MQ .../devicetree/bindings/sound/fsl-sai.txt | 10 +- sound/soc/fsl/fsl_sai.c | 331 ++++++++++++------ sound/soc/fsl/fsl_sai.h | 82 +++-- 3 files changed, 293 insertions(+), 130 deletions(-) -- 2.17.1