Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp4384452ybi; Tue, 30 Jul 2019 01:04:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqyPi3rdhOzYiQVJ1bi/iMDjHZy2Lt6ATmSL+CPKAL8m5z9Xrfst8N1fSKQl56Vc6bQT3o/w X-Received: by 2002:a17:90a:8591:: with SMTP id m17mr117771454pjn.100.1564473843087; Tue, 30 Jul 2019 01:04:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564473843; cv=none; d=google.com; s=arc-20160816; b=BrWAUlte5vOzREaGM1ZZ76Acpz8QEXtG6l3aXRQGu9YsRLtqkv6KkrMyCNz+5qUREu UwOCAVdDgx5CUG6Joy1dJn91CbJ1e+sKnsgrFKBhqcAZLt3Yqnv1FefdqQzuodDuXQb5 62ehAF2xscP5A6GL4txsK4r+5ppZkbN7ysoklvGojd7iWrlpGZ4sbSGmbsus153d1lr1 tFXt3utigxdSEV4aoN1wk9/YNxwmZGA+HvvEqaLfVeWlKUinDZfkiDr5MVMupXqwGEyl +Kf5pipGNt6NW//017/vbTBureaBxDYV+RcPETPn9KBeazJwHuN4/0BIwnG1Xn+BMnrG Mm/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=eYh/1Q3vf49vuKj3y+Ua4oNc1a3wqJwUSbBL2QK4Qik=; b=J2VLG414aGAEDdnoLtyYbXfMj64ngSoU/s3iIC95qXc9U7LAa1J9TsmjWJhhMqi6wq uQqd0aNm+5hRWa6/hh8Ks1SzkV6M4aHoCNQayWveQziBTBB32twaDObep03QkkTQrJYC Kbr9BFrnxET+oJ9OMj0VddWlp9cAk03v/yernbSCU+iSVdyK7tM9JweCxl/7sRSGhZ5O EHX+CtntMa5drtRgLi+raVq8IUArgCN5blObfYWK4kxjg+Ti5o2UvRgJRIgEJPG9+eMl tdaVCmBwn/oTj/Kdut8lPXULj6Ybr7iNNyla7c63R4zW1xLCvMCUQdJnqLNF5Y1Pvh5j JcYg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y19si30079084pll.326.2019.07.30.01.03.47; Tue, 30 Jul 2019 01:04:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388926AbfG2Vwl (ORCPT + 99 others); Mon, 29 Jul 2019 17:52:41 -0400 Received: from gate.crashing.org ([63.228.1.57]:52742 "EHLO gate.crashing.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388888AbfG2Vwl (ORCPT ); Mon, 29 Jul 2019 17:52:41 -0400 Received: from gate.crashing.org (localhost.localdomain [127.0.0.1]) by gate.crashing.org (8.14.1/8.14.1) with ESMTP id x6TLq2Kf032552; Mon, 29 Jul 2019 16:52:02 -0500 Received: (from segher@localhost) by gate.crashing.org (8.14.1/8.14.1/Submit) id x6TLq0h1032546; Mon, 29 Jul 2019 16:52:00 -0500 X-Authentication-Warning: gate.crashing.org: segher set sender to segher@kernel.crashing.org using -f Date: Mon, 29 Jul 2019 16:52:00 -0500 From: Segher Boessenkool To: Nathan Chancellor Cc: Nick Desaulniers , mpe@ellerman.id.au, christophe.leroy@c-s.fr, arnd@arndb.de, kbuild test robot , Benjamin Herrenschmidt , Paul Mackerras , linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org, clang-built-linux@googlegroups.com Subject: Re: [PATCH] powerpc: workaround clang codegen bug in dcbz Message-ID: <20190729215200.GN31406@gate.crashing.org> References: <20190729202542.205309-1-ndesaulniers@google.com> <20190729203246.GA117371@archlinux-threadripper> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190729203246.GA117371@archlinux-threadripper> User-Agent: Mutt/1.4.2.3i Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jul 29, 2019 at 01:32:46PM -0700, Nathan Chancellor wrote: > For the record: > > https://godbolt.org/z/z57VU7 > > This seems consistent with what Michael found so I don't think a revert > is entirely unreasonable. Try this: https://godbolt.org/z/6_ZfVi This matters in non-trivial loops, for example. But all current cases where such non-trivial loops are done with cache block instructions are actually written in real assembler already, using two registers. Because performance matters. Not that I recommend writing code as critical as memset in C with inline asm :-) Segher