Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp4564716ybi; Tue, 30 Jul 2019 04:19:48 -0700 (PDT) X-Google-Smtp-Source: APXvYqw24M32oz9OxpJVtTmFpaKiMycFpAD3cyNLwv1RtsqAFF3ninCYHl50lyKqs1bMt5FbMmMT X-Received: by 2002:a63:593:: with SMTP id 141mr106170735pgf.78.1564485588553; Tue, 30 Jul 2019 04:19:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564485588; cv=none; d=google.com; s=arc-20160816; b=DRKmnDV1BPJgFS14rkYdhPH8gbaX6jkEcStTnzq3fB2B0ZdSYAoFCuv2efMBDuiDFr IiU+pAyJLy1nGScwMKdvwR52In80/SJr6sLu6YIksYShzYhobRPWmcFPaUnx/idXyaLZ cwLqPmfrNhPmpvYSmNruG/B+RUZStfSVqJFapaOdrSjcluMRdUgXUKTqzIQ5IK4v3Es5 k+fHNb3BHpsbLvSZRXrRXsZKDFBDMJW5WQpoTBstZpwpBFved/JgkglA06UGkYowoeah G+er3T+RPDGDyxEeDbOk2jcn473dUMhTVAEb/840qUSl99UYPUKzTEZv1km2EWKCfrTC YFAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=HyIOBD3MNPmsZnPcqMBjSQyryNrZzCytNl/H3AWymMU=; b=xO3cTbF9IYodfPiogj9lpYQsSKZ445yp43V3+51vTac0vV50qBMnHqcTYk8GMxhzFt t9gdb0G65qNtl70+mEJ1/OCXv/JNphe3BoWqXeDgnqfS/SmfjsavlGLuAj5WdTaOs0+X G902Kv0nXYZmg6103tbhTiY8u6sYRYI4HgtjuQqOKqKrH6bItQIWOR2zE8veZV5C5l7U o/EUSRyBe39BkRnl4RsW6k9jDRPStdJ8S2DMlRKrEKUB5QZ3SztdHJolwvUe63Q2HWdO zPzzC823492bxzeyY/wecaIi4LQ3Dxi9WdUbGI+Cp6UpKywdy53so7jdT3oIdkiezIW2 vbvA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RWpPVM9J; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l64si25494169pjb.93.2019.07.30.04.19.33; Tue, 30 Jul 2019 04:19:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RWpPVM9J; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731632AbfG3JgR (ORCPT + 99 others); Tue, 30 Jul 2019 05:36:17 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:47064 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730368AbfG3JgI (ORCPT ); Tue, 30 Jul 2019 05:36:08 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id x6U9a2cK101135; Tue, 30 Jul 2019 04:36:02 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1564479362; bh=HyIOBD3MNPmsZnPcqMBjSQyryNrZzCytNl/H3AWymMU=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RWpPVM9JXdkvPNfwMcuf27Xr/8mJ2QJ+gXFj+C68rGlPDgVdWOXoCx2db5eRsCTYt 8sbGZXXwvtGG8U2uEJMyFUVeREx0csRH6vsB5Ar/HdvtxzHNAHuboa81iCEBOlMWYs XEjs9y/AteYgtFfa2sNAqgcFgkYzaY1Oac4a1Fj8= Received: from DFLE101.ent.ti.com (dfle101.ent.ti.com [10.64.6.22]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x6U9a2vs049562 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 30 Jul 2019 04:36:02 -0500 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Tue, 30 Jul 2019 04:36:01 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Tue, 30 Jul 2019 04:36:01 -0500 Received: from feketebors.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id x6U9YkUA027547; Tue, 30 Jul 2019 04:35:59 -0500 From: Peter Ujfalusi To: , , , CC: , , , , , , , , , Subject: [PATCH v2 13/14] dmaengine: ti: New driver for K3 UDMA - split#6: Kconfig and Makefile Date: Tue, 30 Jul 2019 12:34:49 +0300 Message-ID: <20190730093450.12664-14-peter.ujfalusi@ti.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190730093450.12664-1-peter.ujfalusi@ti.com> References: <20190730093450.12664-1-peter.ujfalusi@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Split patch for review containing: Kconfig and Makefile changes DMA driver for Texas Instruments K3 NAVSS Unified DMA – Peripheral Root Complex (UDMA-P) The UDMA-P is intended to perform similar (but significantly upgraded) functions as the packet-oriented DMA used on previous SoC devices. The UDMA-P module supports the transmission and reception of various packet types. The UDMA-P is architected to facilitate the segmentation and reassembly of SoC DMA data structure compliant packets to/from smaller data blocks that are natively compatible with the specific requirements of each connected peripheral. Multiple Tx and Rx channels are provided within the DMA which allow multiple segmentation or reassembly operations to be ongoing. The DMA controller maintains state information for each of the channels which allows packet segmentation and reassembly operations to be time division multiplexed between channels in order to share the underlying DMA hardware. An external DMA scheduler is used to control the ordering and rate at which this multiplexing occurs for Transmit operations. The ordering and rate of Receive operations is indirectly controlled by the order in which blocks are pushed into the DMA on the Rx PSI-L interface. The UDMA-P also supports acting as both a UTC and UDMA-C for its internal channels. Channels in the UDMA-P can be configured to be either Packet-Based or Third-Party channels on a channel by channel basis. The initial driver supports: - MEM_TO_MEM (TR mode) - DEV_TO_MEM (Packet / TR mode) - MEM_TO_DEV (Packet / TR mode) - Cyclic (Packet / TR mode) - Metadata for descriptors Signed-off-by: Peter Ujfalusi --- drivers/dma/ti/Kconfig | 13 +++++++++++++ drivers/dma/ti/Makefile | 1 + 2 files changed, 14 insertions(+) diff --git a/drivers/dma/ti/Kconfig b/drivers/dma/ti/Kconfig index d507c24fbf31..b6b7571be394 100644 --- a/drivers/dma/ti/Kconfig +++ b/drivers/dma/ti/Kconfig @@ -34,5 +34,18 @@ config DMA_OMAP Enable support for the TI sDMA (System DMA or DMA4) controller. This DMA engine is found on OMAP and DRA7xx parts. +config TI_K3_UDMA + tristate "Texas Instruments UDMA support" + depends on ARCH_K3 || COMPILE_TEST + depends on TI_SCI_PROTOCOL + depends on TI_SCI_INTA_IRQCHIP + select DMA_ENGINE + select DMA_VIRTUAL_CHANNELS + select TI_K3_RINGACC + default y + help + Enable support for the TI UDMA (Unified DMA) controller. This + DMA engine is used in AM65x. + config TI_DMA_CROSSBAR bool diff --git a/drivers/dma/ti/Makefile b/drivers/dma/ti/Makefile index 113e59ec9c32..ebd4822e064e 100644 --- a/drivers/dma/ti/Makefile +++ b/drivers/dma/ti/Makefile @@ -2,4 +2,5 @@ obj-$(CONFIG_TI_CPPI41) += cppi41.o obj-$(CONFIG_TI_EDMA) += edma.o obj-$(CONFIG_DMA_OMAP) += omap-dma.o +obj-$(CONFIG_TI_K3_UDMA) += k3-udma.o obj-$(CONFIG_TI_DMA_CROSSBAR) += dma-crossbar.o -- Peter Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki